Drift-diffusion and hydrodynamic modeling of current collapse in GaN HEMTs for RF power application
Faramehr, S., Kalna, K. & Igic, P.

Author post-print (accepted) deposited by Coventry University's Repository

Original citation & hyperlink:
https://dx.doi.org/10.1088/0268-1242/29/2/025007

DOI 10.1088/0268-1242/29/2/025007
ISSN 0268-1242
ESSN 1361-6641

Publisher: IOP Publishing

This is an author-created, un-copyedited version of an article accepted for publication/published in Semiconductor Science and Technology, IOP Publishing Ltd is not responsible for any errors or omissions in this version of the manuscript or any version derived from it. The Version of Record is available online at 10.1088/0268-1242/29/2/025007

Copyright © and Moral Rights are retained by the author(s) and/ or other copyright owners. A copy can be downloaded for personal non-commercial research or study, without prior permission or charge. This item cannot be reproduced or quoted extensively from without first obtaining permission in writing from the copyright holder(s). The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the copyright holders.

This document is the author's post-print version, incorporating any revisions agreed during the peer-review process. Some differences between the published version and this version may remain and you are advised to consult the published version if you wish to cite from it.
Drift-Diffusion and Hydro-Dynamic Modelling of Current Collapse in GaN HEMTs for RF Power Application

Soroush Faramehr, Karol Kalna and Petar Igić

Electronic System Design Centre (ESDC), College of Engineering, Swansea University, Singleton Park, Swansea, SA2 8PP, Wales, United Kingdom.

E-mail: 476599@swansea.ac.uk, K.Kalna@swansea.ac.uk and P.Igic@swansea.ac.uk

Abstract. Current collapse due to the trapping/de-trapping of the carriers at the surface and in the bulk of a 0.25 μm gate length AlGaN/GaN high electron mobility transistor (HEMT) is investigated using 2D Technology Computer Aided Design (TCAD) transient simulations. Gate and drain pulse techniques are used to study the dynamic picture of trapping and de-trapping of carriers within drift-diffusion and hydrodynamic transport models. In addition, coupled electrical and thermal simulations are performed to model the energy exchange of the carriers with the lattice and to predict electron temperature in the channel. It is found that current degradation upon electrical stress is due to two different types of traps, donor-like traps and acceptor-like traps, respectively. The collapse next to 5% and 75% was observed for bulk and surface traps, respectively. The combined effect of surface and bulk traps on current transient characteristics has been investigated and simulations are in a very good qualitative agreement with the experimental observations.

1. Introduction

Gallium Nitride (GaN) based High Electron Mobility Transistors (HEMTs) are attracting attention for power electronics, microwave amplifiers, radio frequency and switching applications due to unique properties of III-V materials [1], [2], [3]. GaN properties such as spontaneous and piezoelectric polarizations resulting in two-dimensional electron gas (2DEG) with densities above 10^{13} cm^{-2}, relatively high mobility (up to 2000 cm^2V^{-1}s^{-1}), a large energy band gap (3.4 eV), a good thermal conductivity (160 WK^{-1}m^{-1}) ensuring good heat dissipation, and a very high breakdown field (3500 kV/cm) make it an ideal candidate for all devices requiring fast carrier transport with high breakdown. Recently, a record for the current gain cutoff frequency (f_T) of 370 GHz has been achieved in a 30 nm gate-length GaN HEMT with extrinsic transconductance (g_{m, extr}) of 650 mS/mm, maximum drain current density (I_D) of 1.5 A/mm, on/off current ratio of 10^{6}, and on-resistance of 0.78 Ω.mm [4]. Singisetti et al (2012). [5] have demonstrated on-resistance record of 0.66 Ω.mm in a 115 nm gate length GaN HEMT with current gain cutoff frequency (f_T) of 122 GHz, peak transconductance (g_{m,0}) of 510 mS/mm, on/off current ratio of 2.2×10^{5}, and maximum I_D of 1.15 A/mm. Despite the fact that GaN HEMTs have achieved an excellent performance, the main challenge remains to sustain reliability and stability of the device performance [6], [7]. The excellent performance of HEMTs is not always reproducible due to the existence of defects and/or trap centers in a device structure. Traps in GaN HEMTs can cause transient instabilities [8], persistent photoconductivity [9], and current collapse [10], [11] resulting in degradation of the device performance. To achieve reliability and stability of GaN HEMTs, understanding of the failure mechanisms is vital. Among failure mechanisms, a current collapse is the most critical issue. The current collapse is defined as a temporary reduction of the drain current after application of a high voltage [12]. It has been widely observed that recovery time of this phenomenon has a very slow nature in the range of seconds or even a few days [13], [14]. Under DC bias measurements, the current collapse manifests itself as a reduction in drain current [15], while in RF applications this phenomenon limits RF performance [16]. There are two widely accepted explanations for current collapse: surface-trapping and bulk-trapping limiting the output power density and switching characteristics.

Surface-trapping, which can be viewed as a virtual gate, depletes the 2DEG under the drain side of the gate caused by an increase of the parasitic negative sheet charge at the surface leading to extension of the gate depletion region and subsequent current collapse [13]. Bulk-trapping modifies the charge distribution at the device layers resulting in the change of electron density in 2DEG [17].
Recently, numerous experimental techniques have been used to identify and localize the traps such as deep-level transient spectroscopy (DLTS) [18], and gate-lag and drain-lag measurements [19], [20]. However, as existing techniques are insufficient and discriminate in long-term experiments, there is no direct information and no widely-accepted explanation for nature of the traps. Consequently, numerical simulations are necessary to be carried out in order to provide a detailed understanding of behavior and nature of the traps [21].

To investigate the role of surface and bulk traps, two-dimensional (2D) simulations of an $\text{Al}_{0.28}\text{Ga}_{0.72}\text{N/GaN HEMT}$ were performed using Atlas simulation toolbox by Silvaco [22]. Since hot electrons play a key role in bulk trapping [23], hydrodynamic (HD) transport model is employed to study the effect of hot electrons on the device performance. Previous studies focused on effect of traps using DC simulations [23], and transient simulations of drain-lag and current collapse [24]. Recently, Zhang et al (2013). [25] investigated only the influence of the interface acceptor-like traps on the transient response of GaN HEMTs. However, some of the important factors such as hot electrons, self-heating related to thermal effects, long-term transient analysis or the effect of trapping of hot electrons on the drain current in regions not in vicinity of the gate have been neglected in the latter and in the previous works.

This work has two main aims: firstly, to provide a comprehensive review of the major reliability issues in GaN HEMT device technology related to power applications and, secondly, to report novel advances for the reliability issues. These advances include: an investigation of the virtual gate profile at device surface (at the source and drain sides of the gate) leading to a conclusion that the gate-lag measurements of GaN HEMTs exhibit the impact of both bulk and surface traps (this is contradictory to the previous works [24], [25]); in-depth analysis of the gate-lag measurements; and, finally, insight into a dynamical behavior of regions under the gate during electrical stress at low and high drain biases. To achieve all these, we have used the HD and drift-diffusion (DD) transport models coupled with thermal modeling [26]. The both transport models are meticulously calibrated against experimental $I_D-V_{DS}$ characteristics of the 0.25 $\mu$m gate length AlGaN/GaN HEMT. Based on this accurate calibration, a long-term transient analysis technique with an acceptable simulation run-time is developed to investigate the above listed phenomena causing the current collapse.

2. Basic device structure and simulation model

A cross-section of the simulated 0.25 $\mu$m gate length AlGaN/GaN HEMT is illustrated in figure 1. The barrier, the buffer and the substrate thicknesses are 21 nm, 1.9 $\mu$m and 300 $\mu$m, and the source-to-gate and the gate-to-drain separations are 1.25 $\mu$m and 2.50 $\mu$m, respectively. The device has a very similar asymmetric geometry to the recently reported normally ON ($V_{th}=-3.75$ V) AlGaN/GaN HEMT for RF power applications with a gate length of 0.5 $\mu$m and an aluminium mole fraction of $x=0.26$ providing a maximum output current of $I_{Dmax}=7.3$ A/m at $V_{GS}=1$ V and $V_{DS}=6$ V [27].

The wurtzite phase of GaN HEMT possesses spontaneous and piezoelectric polarizations. III-V nitrides have a spontaneous polarization due to an intrinsic asymmetry of bonding at equilibrium. Moreover, the growth of AlGaN on GaN results in tensile strain and piezoelectric polarizations [28]. The spontaneous (SP) and piezoelectric (PZ) polarizations, a coupling between mechanical and electrical properties, induces a bound sheet charge at the interface serving as a device channel. The net polarization is then calculated as:

$$P_{SP}(x) = (-0.052 \cdot x - 0.029) [C/m^2]$$  \hspace{1cm} (1)

$$P_{PZ}(x) = 2 \frac{a-a_0}{a_0} \left( e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right) [C/m^2]$$  \hspace{1cm} (2)

where $C_{13}$ and $C_{33}$ denote the elastic constants, $e_{ij}$ and $e_{ij}$ the piezoelectric constants, and $a$ and $a_0$ the lengths along the hexagonal crystallographic edge [29]. The following relations are used for the lattice, elastic, and piezoelectric constants:

$$a_0(x) = (-0.077x + 3.189) \times 10^{-10} [m]$$  \hspace{1cm} (3)

$$C_{13} = (5x + 103) [GPa]$$  \hspace{1cm} (4)

$$C_{33} = (-32x + 405) [GPa]$$  \hspace{1cm} (5)
where \( x \) corresponds to the mole fraction of the relevant layers. The SP and PZ polarizations are taken into account by a net polarization charge of \( \sigma_{p,\text{tot}} = +1.15 \times 10^{13} \) cm\(^{-2} \) at the interface and by equal but opposite sign at the surface.

The device dimensions on a micrometer scale suggest that a DD transport model is sufficient [30] to describe the operation of a GaN HEMT. However, non-local transport effects such as local carrier temperature and carrier energy distribution are evidently affecting the device operation [6]. Therefore, we have also employed a HD transport model using the energy balance approach [31], [32].

The relations between carrier energy flux densities and carrier current densities in the HD are given by [33]:

\[
\begin{align*}
E_{n} &= \frac{q}{2} \left( \frac{\partial n_{n}}{\partial t} + RT_{n} + n \frac{T_{n,T_{L}}}{\tau_{n}} \right) \\
E_{p} &= \frac{q}{2} \left( \frac{\partial p_{p}}{\partial t} + RT_{p} + p \frac{T_{p,T_{L}}}{\tau_{p}} \right)
\end{align*}
\]

where \( T_{n,p} \) are the carrier temperatures, \( S_{n} \) and \( S_{p} \) are the electron and hole energy flux densities, \( R \) is the available net recombination rate using Shockley-Read-Hall (SRH) model.

Eqs. (8) and (9) involve terms expressing electron and hole energy loss rates in which heated carriers exchange energy with lattice through recombination and generation processes given by:

\[
W_{n,p} = -\frac{3k_{B}}{2} \left( RT_{n,p} + n \frac{T_{n,p,T_{L}}}{\tau_{n,p}} \right)
\]

where \( W_{n} \) and \( W_{p} \) are energy loss rate of electrons and holes, \( \tau_{n} \) and \( \tau_{p} \) are electron and hole relaxation times, respectively, all given in Table 1, and \( T_{L} \) is the lattice temperature.

The electrical behaviour of GaN HEMTs is also strongly dependent on the channel temperature [26], [34] significantly modifying output characteristics thus thermal simulations should be coupled with electrical one. The lattice temperature is computed using thermal model at each point of the device [26] and the following heat flow equation is solved in all regions:

\[
\begin{align*}
\nabla \cdot \overline{S}_{L} &= \frac{-\rho_{l} c_{L} \frac{\partial T_{L}}{\partial t} + H}{k_{l}} \\
\nabla \cdot \overline{S}_{L} &= \frac{-k_{l} \nabla T_{L}}{k_{l}} \\
H &= \frac{3k_{B}}{2} \left( n \frac{T_{n,T_{L}}}{\tau_{n}} + p \frac{T_{p,T_{L}}}{\tau_{p}} \right) + R(E_{C} - E_{V}) \\
k_T(T_L) &= k_{300} \times \left( \frac{T_L}{300 K} \right)^{\alpha}
\end{align*}
\]

where \( S_{L} \) is the heat flow density, \( \rho_{l} \) is the mass density, \( c_{L} \) is the heat capacitance, \( H \) is the heat generation term, \( k_{l} \) is the thermal conductivity, \( k_{300} \) is the thermal conductivity at room temperature and \( \alpha \) is the coefficient of temperature dependence of thermal conductivity [33]. The thermal
conductivity constant \( (k_{300}) \) and its coefficient \( (\alpha) \) are material quality dependant [35] and given in Table 1. In thermal simulations, Dirichlet boundary conditions are applied [22].

The current collapse in GaN HEMTs has been widely explained by the trapping and de-trapping phenomena. During the operation, electric field present in the device induces defects in its structure [36]. The defects alter the output power density and limit the switching properties of the device [37], [38]. The electrically active defects act as traps with the associated energies in the bandgap and exchange charge within conduction and valence bands through recombination. The charge caused by trapping/de-trapping processes can be added to overall charge as:

\[
Q_T = q (N^+_D - N^-_A)
\]  

where \( N^+_D \) and \( N^-_A \) are the densities of ionized donor and acceptor traps [22], respectively. \( N^+_D \) and \( N^-_A \) are dependent on the trap density and probability of ionization as:

\[
N^+_D = \text{Density} \times F_{TD}
\]

\[
N^-_A = \text{Density} \times F_{TA}
\]

where \( F_{TD} \) and \( F_{TA} \) are the probability of ionization for donor traps and acceptor traps [22], respectively, given by:

\[
F_{TA} = \frac{v_n\phi_n\times n + e_{pA}}{v_n\phi_n\times n + v_p\phi_p\times p + e_{nA} + e_{pA}}
\]

\[
F_{TD} = \frac{v_p\phi_p\times p + e_{nD}}{v_n\phi_n\times n + v_p\phi_p\times p + e_{nD} + e_{pD}}
\]

where \( \phi_n \) and \( \phi_p \) are the electron and hole capture cross sections, \( v_n \) and \( v_p \) are the carrier thermal velocities, \( e_{nA} \) and \( e_{pA} \) are the electron and hole emission rates for acceptor traps, and \( e_{nD} \) and \( e_{pD} \) are the electron and hole emission rates for donor traps, respectively.

<table>
<thead>
<tr>
<th>Material Properties</th>
<th>GaN</th>
<th>AlN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandgap</td>
<td>3.4 eV</td>
<td>6.2 eV</td>
</tr>
<tr>
<td>Electron capture cross-section</td>
<td>(1\times10^{-15}) cm(^2)</td>
<td>(1\times10^{-15}) cm(^2)</td>
</tr>
<tr>
<td>Electron relaxation time</td>
<td>0.1 ps</td>
<td>0.1 ps</td>
</tr>
<tr>
<td>Hole relaxation time</td>
<td>0.1 ps</td>
<td>0.1 ps</td>
</tr>
<tr>
<td>Electron saturation velocity</td>
<td>(1.8\times10^7) cm/s</td>
<td>(2.16\times10^7) cm/s</td>
</tr>
<tr>
<td>Thermal conductivity</td>
<td>130 W/m K</td>
<td>285 W/m K</td>
</tr>
<tr>
<td>Coefficient of temperature dependence of thermal conductivity (\alpha)</td>
<td>-0.43</td>
<td>-1.57</td>
</tr>
</tbody>
</table>

Figure 2 illustrates the location of the traps in a typical GaN HEMT [29]. The possible locations are: 1. interface of semiconductor and dielectric, 2. barrier, 3. interface of barrier and channel, 4. buffer, and 5. interface of substrate and buffer [19].

Empty acceptor traps can capture electrons/emit holes referred to as a trapping. When they are occupied, acceptor traps can also emit electrons or capture holes in a process called a de-trapping.
Similarly, donor traps are neutral when filled with electrons (empty with holes) and positively charged when empty with electrons (filled with holes). Empty donor traps can capture electrons/emit holes during the trapping process. Finally, occupied donor traps can emit electrons/capture holes referred to as a de-trapping (see Table 2).

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Scheme of trapping/de-trapping processes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trap Types</td>
<td>DONOR-LIKE</td>
</tr>
<tr>
<td>Empty Trap Process</td>
<td>Positively Charged</td>
</tr>
<tr>
<td>Occupied Trap Process</td>
<td>Neutral</td>
</tr>
</tbody>
</table>

To study surface related current collapse, donor-like traps are uniformly distributed within 5 Å [30], [39] from the surface over access regions with a density of \(N_T^{AlGaN} = 5.75 \times 10^{21} \text{cm}^{-3}\) [39]. The donor-like traps are located at \(E_T - E_V = 0.1 \text{eV}, 0.2 \text{eV}, 0.25 \text{eV}, 0.3 \text{eV} \) and \(0.4 \text{eV}\) [30], [39] with the electron and hole capture cross sections of \(\sigma_n = \sigma_p = 1 \times 10^{-19} \text{cm}^2\) [39]. To investigate bulk related current collapse, acceptor-type traps are uniformly distributed in the AlGaN and GaN layers with a density of \(N_T^{AlGaN} = 5 \times 10^{16} \text{cm}^{-3}\) and \(N_T^{GaN} = 2.5 \times 10^{16} \text{cm}^{-3}\) and energetically located at \(E_C - E_T = 2.2 \text{eV}\) [24] and \(E_C - E_T = 1.8 \text{eV}\) [40], respectively.

3. Model calibration

Quantum effects due to carrier confinement associated with variation of potential is taken into account by a density gradient (DG) approach. Figure 3 compares electron density across the channel obtained from classical against the DG approach. This quantum correction mimics the penetration of the electron wave function from the channel into the barrier and buffer layers.

![Cross-section of electron density at the drain side of the gate when all contacts are grounded. Solid line illustrates the classical quantum model while dashed line shows the DG quantum model.](image)

Figure 4 compares output characteristics of the GaN HEMT simulated by the DD and HD transport models using DG quantum correction against pulsed experimental measurements with large pulse-off/pulse-on time ration to avoid self-heating effects. All HD simulation results show negative differential conductance (NDC), while DD simulation results display no NDC, but the formation of a potential barrier at the drain side of the gate is consistent with NDC observed in the HD simulations [23]. This calibration of the HD and DD simulations is at heart of our further investigations. The HD transport model is employed to study the trapping and de-trapping processes inside the device resulting in hot-spots and a creation of surface pits [41]. However, the DD transport model is sufficient to investigate the current collapse phenomenon resulting from surface traps [30], [39] because dramatic changes of electron and lattice temperatures inside of the device have no much effect on temperature at the surface which is close to room temperature.
4. Transient simulation of trapping

4.1. Surface Traps
To study surface traps, drain voltage is kept constant and gate bias is ramped up from off state ($V_{GS}=-5$ V) to on state ($V_{GS}=0$ V) in $t=1$ ns using gate-lag technique. The term “gate-lag” refers to the transient response of the drain current when gate-source voltage is pulsed.

Surface-related drain current collapse is attributed to “virtual gate” on the access region between the gate and the drain. When device is switched off abruptly, the virtual gate depletes regions under the drain side of the gate through the trapped charge at the surface. The trapped charge is due to tunneling of electrons from the gate to the regions next to the drain side of the gate moving by a hopping
mechanism at the surface (see figure 5) [30]. At low gate biases, a more negative charge is accumulated at the surface on the drain side of the gate. In contrast, the source side of the gate, due to a different bias compared to the drain, has a different conduction and valence band profiles. As the gate bias is increased to $V_{GS}=-2$ V and beyond, the Fermi level starts to be pinned close to and then above the energy level of donor traps at the surface. The energy position of the donor traps close to Fermi level leads to negligible generation of electrons, as they cannot acquire enough energy to ionize. Consequently, the ionization rate of donor traps is reduced lowering a generation of holes and reducing the positive charge coming from the holes at the surface. At equilibrium, the charge neutrality requires number of electrons in the 2DEG to be equal to the number of ionized donor-like traps at the surface in the absence of any doping in AlGaN layer. In other words, there is a number of holes at the surface of the structure which can participate in trapping and de-trapping processes by capturing and releasing the electrons [see figures 6(a) and 6(b)]. As a consequence, any modification to the positive charge at the surface leads to a change in 2DEG density and thus in a drain current. The positive charge is provided by ionization of donor-like traps (in dependence on applied bias) which are the source of electrons in AlGaN/GaN HEMTs [42], holes at the surface (resulting from negative polarization charge), or by both [30]. When the device is switched off at $V_{GS}=-5$ V, electrons start to tunnel from the gate to the channel and access regions reducing the positive charge at the surface. Consequently, due to trapped charge at regions close to the gate, the 2DEG gets depleted. In the presence of the donor-like traps, the virtual gate behavior becomes the function of net capture and emission rates of the carriers. This behavior corresponds to the delayed drain current switching called the current collapse seen as $\Delta I$ in figure 7. Traps with energy level at $E_f=0.25$ eV [39] show a good agreement with experimental results (compare figure 4 at $V_{GS}=0$ V and $V_{DS}=12$ V to figure 7 with energy level at 0.25 eV). Traps with the energy levels close to valence band are mostly neutral and the negative surface charge due to polarization charge is at a maximum level (see figure 7 where $\Delta I_{0.1} < \Delta I_{0.4}$ ). However, traps with higher energy levels reduce the net negative charge given by $\sigma_{Net} = -\sigma_{Polarization} + \sigma_{DTI} + \sigma_{Holes}$ [39] at the surface consequently increasing electron density of 2DEG resulting in an increase of the drain current where $\sigma_{DTI}$ is the charge due to ionization of donor-like traps at the surface.

![Figure 7. Transient response of drain current (log scale) to a $V_{gs}$ ramp up pulse at $V_{ds}=12$ V and $V_{gs}=-5$ V to $V_{gs}=0$ V due to surface traps to different energetic positions of the donor-like traps with respect to valence band position using the DD transport model at $T=300$ K.](image)

The effect of surface traps on instability issues have been investigated in great details in the literature and, for example, a very detailed study looking at the current collapse due to donor-like surface traps have been given by Meneghesso et al (2004) [30] and Tirado et al (2006). [39]. Furthermore, recent publications presenting power HEMT devices suggest that advanced surface passivation techniques employing various dielectrics, such as the thin HfO$_2$ layer, are very effective in relieving the current collapse issue in power HEMTs by reducing the density of surface traps [43], [44] and [45]. The reports also suggest that two HEMTs manufactured at the same time employing same processes on two different types of commercial substrates could have significantly different current collapse properties [44]. These have been linked to the inherent bulk trap profiles present in the substrates.
Bearing in mind that future power HEMT devices could use a bulk region as alternative current paths [46], device designers would need to have detailed understanding of bulk trapping mechanisms and their effect on power device electric properties. In what follows, bulk trapping has been investigated in great details.

4.2. Bulk Traps
Pulsed I-V set-up is normally performed in the sub-microsecond range [47]. Using drain-lag technique, the gate voltage is kept constant and drain voltage is ramped up or down. The term “drain-lag” describes the transient response of the drain current when drain-source voltage is pulsed. When a drain voltage is increased from $V_{DS}=0.1$ V to $V_{DS}=12$ V during the ramp time of $t=1$ μs, electrons in the channel regions next to the drain-side edge of the gate will be significantly heated up to $T_e=6740$ K (see figure 8) when gaining a very large kinetic energy of approximately 0.9 eV [48] spreading further away from the channel into AlGaN and GaN layers. However, this large kinetic electron energy will not be efficiently transferred to the lattice (energy of polar optical phonon in GaN is 91.2 meV and in AlN 99.2 meV) resulting in creation of a hot spot close to the gate expanding toward drain at increasing drain bias and an increase of the lattice temperature to around $T_L=590$ K (assuming an initial lattice temperature of $T=300$ K) as observed in the comprehensive thermal HD modeling of the device (see figure 9).

In the presence of the acceptor-like traps, hot electrons can recombine with the traps as illustrated in figure 10 by a sharp current decline resulting from change in electron capture and emission rates of trapping and de-trapping processes. These processes lead to a modification in charge distribution in the device due to addition/removal of the trapped charge. Acceptor-like traps close to the channel get filled with electrons quickly during electrical stress, while deep traps require more time and hotter electrons. After electrical stress, some of the filled traps start emitting electrons. Since the electrons liberated through de-trapping process aim for the lowest possible energy states, these emitted electrons return to the channel thus reducing a net capture rate of the device (see figure 11). Simulation results
show the recovery time of \( t_{\text{recovery}} = 10^3 \) s which is in a good agreement with the experimental results by Joh et al (2012) [12].

The strength of trapping and de-trapping processes changes in time and one could be dominant. When the drain is ramped up, the trapping process becomes dominant while, after electrical stress, the de-trapping process starts to increase from its initial value till equilibrium is reached. Finally, this dynamic process reaches a new steady-state and the drain current is stabilized.

![Graph](image)

**Figure 10.** Transient response of drain current (expanded plot) due to bulk traps to a \( V_{DS} \) ramp-up pulse at \( V_{GS}=0 \) V and \( V_{DS}=0.1 \) V to \( V_{DS}=12 \) V using the HD transport model.

![Graph](image)

**Figure 11.** A \( V_{DS} \) ramp-up trap electron capture rate along the \( y \)-direction; inset shows the schematic of the device showing the locations (♦) where recombination rates were probed. \( x=0 \) \( \mu \)m is set to be at the drain side of the gate.

Figure 11 illustrates the normalized trap recombination rate which is governed by electron capture rate against time. To provide a better insight into the trapping and de-trapping processes, we probe the recombination rate at four positions under the drain side of the gate. The regions close to the gate reach the equilibrium faster than the regions far from the gate as the trapped electrons far from the gate have a higher kinetic energy. Consequently, these electrons require more time to relax and to return to the channel in comparison to the trapped electrons in regions close to the gate. This behavior clearly shows the importance of the trapped electrons not at the vicinity of the gate which has been ignored in some previous works [24].

Figures 12(a) and 12(b) show the simulated transient response to a \( V_{DS} \) ramped down from \( V_{DS}=12 \) V to \( V_{DS}=0.1 \) V at \( V_{GS} = 0 \) V where the recovery time shows a good agreement with the experimental work by DasGupa et al (2012) [49]. At \( V_{DS}=12 \) V, a number of traps are filled with electrons and the net trapped charge is at maximum level in the device (see figure 13). After applying electrical stress, the system of trapping and de-trapping finds itself far from equilibrium conditions as the previous
filling mechanism has being interrupted. Consequently, filled traps start emitting electrons (see figure 14). This behavior corresponds to the reduction of trapped charge and modification of charge distribution in the device. Consequently, the number of the electrons in the channel is significantly increased resulting in increase in the drain current. When the drain voltage is pulsed down, the de-trapping process becomes dominant as observed in experiment [49].

Figure 12. (a) Transient response of drain current (expanded plot) due to bulk traps to a \( V_{DS} \) ramp-down at \( V_{GS}=0 \) V and \( V_{DS}=12 \) V to \( V_{DS}=0.1 \) V using the HD transport model. (b) Transient response of drain current due to bulk traps to a \( V_{DS} \) ramp-down at \( V_{GS}=0 \) V and \( V_{DS}=12 \) V to \( V_{DS}=0.1 \) V using the HD transport model when current is defined as: \( \Delta I_D(t) = I_D(t) - I_D(0) \) where \( I_D(0) \) is the current at the first recorded instant of de-trapping [49].

Figure 13. A \( V_{DS} \) ramp-down trap net trapped charge density as a function of \( y \)-direction at \( V_{DS}=12 \) V and \( V_{GS}=0 \) V; inset shows the schematic of the device showing the locations (♦) where net trapped charge was probed.

Figure 14 represents a normalized trap recombination rate governed by the electron emission rate in four different positions under the gate. The regions far from the gate reach equilibrium faster than the regions close to the gate. The electrons in the regions far from the gate have a larger kinetic energy and will relax to the lowest possible energy state faster than the electrons with a smaller kinetic energy.

Figure 15 shows the current collapse as a function of drain bias. At a large drain bias, the electron trapping is intensified resulting in enhanced current collapse. This increase in the current collapse is due to higher kinetic energy the electrons have gained from the large applied voltage. The higher energy leads to the increase in trapping as a larger number of electrons spreads from the channel to barrier and buffer and more traps are occupied. On the other hand, at a low drain bias, the hot electron effects are negligible resulting in a smaller current collapse.
Figure 1. A $V_{DS}$ pulse-down trap electron emission rate as a function of the $y$-direction; inset shows the schematic of the device showing the locations (♦) where recombination rates were probed.

Figure 15. Transient response of drain current (expanded plot) due to bulk traps to a $V_{DS}$ ramp-down at $V_{GS}=0 \text{ V}$ and $V_{DS}=12 \text{ V}$, 6 V and 3 V to $V_{DS}=0.1 \text{ V}$ using the HD transport model.

Using the HD transport model and the gate-lag technique, transient simulations are performed to investigate the effect of acceptor-like traps in the bulk on output characteristics of the device. The simulations focus on the transition period between the off- and on-states to highlight the transient response. When the system of trapping and de-trapping is at equilibrium off-state ($V_{GS}=-5 \text{ V}$ and $V_{DS}=12 \text{ V}$) and a single gate-ramp up pulse is applied to the system (a ramp-up pulse from $V_{GS}=-5 \text{ V}$ to $V_{GS}=0 \text{ V}$ in $t=1 \text{ ns}$ at $V_{DS}=12 \text{ V}$), the current collapse is observed. At $V_{GS}=-5 \text{ V}$, regions under the gate become depleted from electrons and trapping and de-trapping rates are negligible. When the device is switched on by ramping up from $V_{GS}=-5 \text{ V}$ to $V_{GS}=0 \text{ V}$, electrons acquire enough energy to get captured by acceptor-like traps in the bulk. Later on, the filled traps start to emit electrons and the emission rate begins to increase. The emitted electrons from the acceptor-like traps start to return to the channel stabilizing the drain current and reaching a new equilibrium between trapping and de-trapping mechanisms [see bulk traps in figure 16(a)]. Analogously, the DD transport model and the gate-lag technique are used to study the effect of surface traps on output characteristics of the device. At $V_{GS}=-5 \text{ V}$, the “virtual gate” resulting from the trapped charge at the surface depletes regions under the drain side of the gate. When the device is switched on by a ramp-up pulse from $V_{GS}=-5 \text{ V}$ to $V_{GS}=0 \text{ V}$ in $t=1 \text{ ns}$ at $V_{DS}=12 \text{ V}$, in the presence of donor-like traps, the behavior of the device becomes the function of the net capture and emission rates of the carriers leading to a slow transition in the output
current between the end of electrical stress and steady state, i.e. current collapse occurs [see surface traps in figure 16(a)].

The recovery in the drain current during the gate-lag measurements (due to de-trapping) is mostly explained by donor-like traps at the surface [30], [39]. This effect can be also modeled individually assuming either non-uniform acceptor-like trap distribution at the vicinity of the gate [50] or interface acceptor-like traps [25]. The current collapse observed in experiments [6], [25] can be then explained by averaging between surface and acceptor traps in the device as illustrated in figure 16(a). This suggests that the transient behavior due to gate-lag technique observed in the experiments cannot be assigned to just one type of traps located at the interface [25]. Moreover, the spike seen in the experiments is not due to measurement circuit switching imperfection, but due to the bulk trapping [see figure 16(b)].

![Figure 16](image)

**Figure 16.** Transient response of drain current due to bulk traps (BTs) obtained from HD transport model and surface traps (STs) at energy level=0.2 eV to a $V_{GS}$ ramp-up from -5 V to 0 V (a gate lag technique) and $V_{DS}$=12 V using the DD transport model. (a) The combine current resulting from the bulk and surface traps under the same bias conditions as seen in experiment [6], [25]. (b) The extended plot of the combine current to clarify the spike at the beginning of the transition due to the bulk traps (see enlargement in the inset).

5. Conclusion

The surface and the bulk trapping transient simulations affecting performance of AlGaN/GaN HEMTs were studied using 2D DD and HD transport models including thermal coupling using Atlas simulation toolbox by Silvaco [22]. The both transport models were calibrated against output characteristics of the 0.25 μm gate length AlGaN/GaN HEMT. Firstly, the gate-lag technique was employed to study a dynamic nature of capture and emission rates of the surface traps. Secondly, the drain-lag techniques were used to investigate the behavior of the traps in the barrier and buffer layers of the device. Later, the gate-lag technique was also employed to investigate traps in the barrier/buffer layers.

It has been observed that the convergence and simulation run-time become more critical when the HD transport model is employed. In addition, a more complex mesh profile is necessary for a faster convergence when using the HD transport model. Therefore, the DD model is preferable over the HD model if non-local effects such as carrier temperature can be neglected. Finally, the electrical model coupled with the thermal model has been found to be essential for investigations of the current collapse.

Using the DD transport model and the gate-lag technique, we have investigated a virtual gate profile at the source and drain sides of the gate. We have found that the profile at the source side of gate exhibits a transient behavior when Fermi level pins around the donor trap energy at the surface but this has a negligible effect on output characteristics of the device. When using the HD model, we observed that electron temperature can increase up to about $T_e=6740$ K at $V_{GS}=0$ V and $V_{DS}=12$ V. The high electron temperature leads to creation of a hot spot with the lattice temperature of $T_l=592$ K at the vicinity of the gate spreading toward the drain which can result in the generation of defects by piezoelectric stress [12] or generation of dislocations [51]. This can seriously damage device integrity and trigger the onset of breakdown [41]. This is due to a large kinetic energy of electrons ($E$=0.9 eV for $T_e=6740$ K)
in the channel, but depends also on the 2DEG density, i.e., under the same bias conditions, the 2DEG with a lower electron density can acquire a larger energy intensifying the current collapse.

To evaluate the influence of the traps on the drain current, simulations have been performed for surface and bulk traps individually using the drain-lag technique. The initial current collapse due to the existence of the donor-like traps at the surface results in the increase of the drain current over recovery time by 75 %. However, the current dispersion related to bulk effects resulting from the acceptor-like traps in the bulk leads to reduction of the drain current by about 5 % over time. Drain-lag simulation results for the bulk traps shows a good agreement of recovery times with experimental results [12], [49] where the recovery times are $t=10^3$ s and $t=10^4$ s for high and low drain biases, respectively.

Our modeling of the gate-lag technique provides a detailed insight into the experimental behavior since the effects of surface and bulk traps cannot be decoupled. We have found that while the bulk traps are responsible for the initial spike for the current collapse during gate-lag measurement, the later current recovery observed in experiment is entirely due to the surface traps. However, the interface traps play only a minor role in trapping and de-trapping processes over time. This suggests that a surface passivation can be employed to mitigate the current collapse.

Acknowledgment

Authors of the paper would like to thank M. Uren and M. Kuball (University of Bristol, UK) for providing us with the experimental results and helpful discussions.

References

[5] Singisetti U, Wong M H, Speck J S and Mishra U K 2012 Enhancement-mode N-polar GaN MOS-HFET with 5-nm GaN channel, 510-mS/mm $g_{m}$, and 0.66-$\Omega$ · mm $R_{on}$. IEEE Electron Device Lett. 33 26-28

[15] Faramehr S, Kalna K, and Igić P 2012 Simulation of current collapse in the 0.25 gate length Al_{0.25}Ga_{0.75}N/GaN HEMT *Proc. Int. Conf. Microelec. (Miel)* 233-36


[33] Palankovski V and Quay R 2004 Analysis and simulation of heterostructure devices ed S Selberherr (Wien: Springer-Verlag)
