Parallel processor design and implementation for molecular dynamics simulations on a FPGA-Based supercomputer

Kasap, S. & Benkrid, K.

Published PDF deposited in Coventry University’s Repository

Original citation:
https://dx.doi.org/10.4304/jcp.7.6.1312-1328

DOI 10.4304/jcp.7.6.1312-1328
ISSN 1796-203X

Publisher: International Academy Publishing

Open access journal.

Copyright © and Moral Rights are retained by the author(s) and/ or other copyright owners. A copy can be downloaded for personal non-commercial research or study, without prior permission or charge. This item cannot be reproduced or quoted extensively from without first obtaining permission in writing from the copyright holder(s). The content must not be changed in any way or sold commercially in any format or medium without the formal permission of the copyright holders.
Parallel Processor Design and Implementation for Molecular Dynamics Simulations on a FPGA-Based Supercomputer

Server Kasap  
Department of Electronical and Electrical Engineering, European University of Lefke, Mersin-10, Turkey  
Email: skasap@eul.edu.tr

Khaled Benkrid  
School of Engineering, University of Edinburgh, King’s Buildings, Mayfield Road, Edinburgh, EH9 3JL, UK  
Email: k.benkrid@ed.ac.uk

Abstract—The design and implementation of an FPGA core that parallelises all the necessary operations to compute the non-bonded interactions in a MD simulation with the purpose of accelerating the LAMMPS MD software is presented in this paper. Our MD processor core comprised of 4 identical pipelines working independently in parallel to evaluate the non-bonded potentials, forces and virials was implemented on the nodes of a FPGA-based supercomputer named Maxwell. Implementing our FPGA core on multiple nodes of Maxwell allowed us to produce a special-purpose parallel machine for the hardware acceleration of MD simulations. The timing performance figures of this machine for the pairwise LJ and short-range Coulombic (via PPPM) interaction computations in the MD simulations of the solvated Rhodopsin protein systems with various numbers of atom show performance gains over the pure software implementation by factors of up to 13 on two nodes of the Maxwell machine. Furthermore, our MD machine is highly scalable, yielding higher computational power with the additional Maxwell nodes. To our knowledge, this is the first attempt to port an existing production-grade MD software to a FPGA-based parallel computer.

Index Terms—High Performance Reconfigurable Computing, Molecular Dynamics, Field-Programmable Gate Array (FPGA).

I. INTRODUCTION

Computer simulations are carried out to understand the properties of assemblies of molecules in terms of their structure and the microscopic interactions between them [1]. They act as a bridge between microscopic length and time scales and the macroscopic world of the laboratory, serving as a complement to conventional experiments. Carrying out simulations on computers that are either difficult or impossible in the laboratory enables us to learn something new, something that can not be found out in other ways.

There are two main families of simulation techniques: Molecular Dynamics (MD) and Monte Carlo (MC)-based simulations. There are also several hybrid techniques which combine features from both. MD is a deterministic simulation technique whereas simulation results from MC simulations are stochastic. Furthermore, MD can provide the dynamic properties of the simulated system as well as the static properties, as opposed to MC.

In MD, the time evolution of a set of interacting atoms modelled with classical mechanics is followed by integrating their Newtonian equations of motion. MD simulations of biomolecules provide a molecular picture of the structure and behaviour of biological systems such as enzymes, proteins, DNA strands and membranes. This allows scientists to advance their understanding of biologically important molecules. The MD method has applications in the fields of protein engineering [2], drug design [3], [4] and refinements of structures based on X-ray [5] and NMR experiments [6].

However, biological systems of interest have sizes ranging from a few tens of thousands to millions of atoms. Performing MD simulation of a biological process, such as protein folding, for a reasonable physical time requires enormous amounts of computational effort and may take years to complete on conventional computers. Therefore, it is mandatory to utilize faster computing platforms.

Acceleration of MD simulation using special-purpose computers has started to attract interest as a result [17]. Field Programmable Gate Arrays (FPGAs) in particular have recently been proposed as a viable alternative implementation platform for MD simulation due to their flexible computing and memory architecture which gives them ASIC-like performance with the added reprogrammability feature. Therefore, we chose FPGAs over ASICs as they offer reprogrammability, shorter development times and lower nonrecurring engineering (NRE) costs.

There are several MD simulation software tools. However, they can spend a very high percentage of the total computation time in calculating the non-bonded interactions among particles because the computational com-
plexity of the evaluation of non-bonded potentials or forces is quadratic. Therefore, we can accelerate MD simulation by porting the calculation of the non-bonded interactions from software to FPGAs since non-bonded interactions lend themselves to be easily calculated in parallel. On the other hand, the remaining MD calculation, which is complex but only consumes a very limited percentage of the total computation time, can be left to software running on a host computer. Our ultimate goal is to design and implement a MD simulation system that will allow scientists to simulate a biomolecular system within a reasonable time frame and obtain useful information of a biological system.

The design and implementation of an FPGA core that parallelizes all the necessary operations to compute the non-bonded interactions in the Large-scale Atomic/Molecular Massively Parallel Simulation (LAMMPS) software tool is explained in this paper. Our MD processor core is comprised of 4 identical pipelines working independently in parallel to evaluate the non-bonded potentials, forces and virials acting on a particle from all of the other particles in the simulated molecular system. A real hardware implementation of the designed core was achieved on the nodes of a FPGA-based supercomputer, called Maxwell, which consists of 64 Virtex-4 FPGA chips. Implementing our FPGA core on multiple nodes of Maxwell allowed us to produce a special-purpose parallel machine for the hardware acceleration of MD simulations. This machine is highly scalable, yielding higher computational power with the additional Maxwell nodes.

To our knowledge, our work is one of few which attempt to port an existing production-grade MD software to FPGAs rather than an unoptimized textbook MD code. As a novelty, our work is scaled up to many nodes on a FPGA-based supercomputer. We are also calculating the potential and virial values in contrast to similar attempts. Furthermore, our paper presents the detailed design for this purpose parallel machine for the hardware acceleration of MD simulations. This machine is highly scalable, yielding higher computational power with the additional Maxwell nodes.

The remainder of this paper will first present essential background information on MD simulation and then discuss related prior works in the literature. Subsequently, LAMMPS MD simulation software will be introduced. After that, our implementation platform (the Maxwell FPGA-based supercomputer) will be illustrated and the general system architecture will be explained. Furthermore, the design and implementation of our FPGA core for computing the non-bonded interactions in a MD simulation will be elaborated. Following this, implementation results are presented and then evaluated comparatively with equivalent pure software implementations. Finally, conclusions are laid out with plans for future work.

II. MOLECULAR DYNAMICS SIMULATION

Molecular Dynamics is commonly used for the simulation of the structural, thermodynamic and transport properties of large biological systems on a diverse range of timescales. In MD simulations, atoms in the system are treated as classical particles and are subject to covalent bond, Van der Waals and Coulomb forces from other particles. During a time-step of the MD simulation, forces are computed and accumulated on each atom due to its interaction with other atoms, and positions and velocities of atoms are updated by integrating the Newtonian equations of motion.

A. Molecular Interactions

In MD simulations of biological systems, the potential for a particle \(i\), \(\Phi_i\), is modelled as follows:

\[
\Phi_i = \Phi_B + \Phi_{\text{LJ}} + \Phi_C
\]

(1)

where \(r_{ij}\) is a vector from the particle \(j\) to \(i\) and \(q_i\) is the charge of the particle \(i\). The first term \(\Phi_B\) is the bonded potential due to interactions within the topology of the molecules and is expressed as:

\[
\Phi_B = \sum_{\text{bonds}} k_B |r_{ij} - r_0|^2
\]

(2)

Bonded potential is written here as sums over simple harmonic 2-body (bond), 3-body (angle) and 4-body (dihedral) interactions although other potential models could also be used. On the other hand, the last 2 terms in (1) are the non-bonded potential due to interactions between all pairs of atoms in the system. Note that the forces exerted on the particle \(i\), \(\mathbf{f}_i\), are obtained by taking the gradient of (1) with respect to the position of the particle.

The second term in (1), which describes van der Walls interaction, is the Lennard-Jones (LJ) potential characterized by a length parameter \(\sigma_{ab}\) and an energy parameter \(\epsilon_{ab}\), where \(a\) and \(b\) denote the two atom types of particles. If we take the gradient of this potential, an LJ force \(\mathbf{f}_i^{\text{LJ}}\) can be expressed as:

\[
\mathbf{f}_i^{\text{LJ}} = 4\epsilon_{ab} \left( \left( \frac{\sigma_{ab}}{r_{ij}} \right)^{12} - \left( \frac{\sigma_{ab}}{r_{ij}} \right)^6 \right) \mathbf{r}_{ij}
\]

(3)

The third term on the right hand side of (1) is the Coulombic (C) potential, and the corresponding Coulombic force \(\mathbf{f}_i^{\text{C}}\) is expressed as:

\[
\mathbf{f}_i^{\text{C}} = \frac{q_i q_j}{4\pi\epsilon_0 r_{ij}^2} \mathbf{r}_{ij}
\]

(4)

The computational complexity of evaluating \(\Phi_B\) is \(\mathcal{O}(1)\) since only few particles are covalently bonded to the \(i\)th particle. However, the computation time to evaluate nonbonded potential or force functions is \(\mathcal{O}(N)\) for each particle where \(N\) is the number of particles in the simulated system. Hence, the computational complexity to evaluate the functions for all particles in the system is \(\mathcal{O}(N^2)\). Accelerating these evaluations is therefore the...
prime target for the design of our MD core. Note that our MD processor core will be able to deal with an arbitrary potential or force function although only the LJ and Coulombic interactions are mentioned in this section.

B. Cutoff Convention

The simplest method for reducing the computation time is the cutoff convention. Contributions from particles outside a certain cutoff radius \( r_c \) are ignored in this method and hence, the time complexity is reduced to \( O(N) \). For instance, since LJ force and potential decrease rapidly with increasing distance (refer to (3)), the sum over \( j \) can be truncated within the determined cutoff distance so that only a few neighbours of atom \( i \) contribute rather than all \( N \). This does not affect the results in most cases provided that the particles are well separated with respect to an appropriate value of \( r_c \).

In contrast, the Coulombic interaction is long-range which means it decreases slowly with an increase of distance (refer to (4)). Hence, evaluating Coulombic force as a truncated sum over neighbors rather than as a full sum introduces large inaccuracies [7]. On the other hand, applying the latter method is problematic in periodic systems (briefly mentioned in subsection II.D below). Consequently, other methods are often used for the evaluation of Coulombic force and potential. One of these methods, namely the Ewald method, is discussed in subsection II.E and the one used by the LAMMPS software is explained in subsection IV.A.

C. Virials

Virials represent the effect of mutual interaction of particles on the pressure in the system. The virial \( v_i \) on the particle \( i \) can be calculated with the following equation where \( T \) denotes the transpose of the vector:

\[
\mathbf{v}_i = \frac{1}{2m} \mathbf{f}_i \cdot \mathbf{a}_i.
\]  

(5)

Note that the time complexity of this operation for all particles is \( O(N^2) \) since it is \( O(N) \) for each particle. Our MD processor incorporates the computation of all components of each virial.

D. Periodic Boundary Conditions

MD simulations are generally performed under periodic boundary conditions where the original simulation cell is deemed to be surrounded by its 26 image cells [1]. Then, minimum image convention should be adopted in the calculations of pairwise interactions. This means that a force exerted on the particle \( i \) from the particle \( j \) is only to be calculated for the real particle \( j \) or nearest image of it to the particle \( i \).

E. Ewald Method

In the cases where periodic boundary conditions apply and hence, electrically charged particles exist periodical-ly, Coulombic forces can be calculated precisely by the Ewald method [8]. Force \( \mathbf{f}_i^E \) is split into the sum of two rapidly converging series in the Ewald method as follows:

\[
\mathbf{f}_i^E = \mathbf{f}_i^E + \mathbf{f}_i^{Ew}.
\]  

(6)

where \( \mathbf{f}_i^E \) is the real space sum and \( \mathbf{f}_i^{Ew} \) is the reciprocal space sum. The real space sum is given in (7) where the positive parameter \( \alpha \) is taken to be an appropriate value so that the \( \mathbf{f}_i^E \) converges rapidly.

\[
\mathbf{f}_i^E = -\frac{1}{4\pi\epsilon_0} \sum_{j \neq i} \sum_{\alpha=1}^{N} \frac{Q_j Q_i}{r_{ij}^2} \mathbf{e}_{\alpha}.
\]  

(7)

In (7), erfc is the complementary error function which is defined as:

\[
\text{erfc}(x) = \frac{2}{\sqrt{\pi}} \int_x^\infty e^{-t^2} dt.
\]  

(8)

Our MD processor can evaluate \( \mathbf{f}_i^{Ew} \) according to (7) whose computation time is \( O(N^2) \) for all particles since it is \( O(N) \) for each particle. On the other hand, the computation of \( \mathbf{f}_i^{Ew} \) is left to the software running on a host processor in our implementation.

F. Time Integration

There are various kinds of integrators to integrate Newtonian equations of motion, such as Verlet algorithm [9], Beeman algorithm [10], and multiple time-step algorithms [11]. One of the simplest and most popular algorithms for the time integration of the positions and velocities of particles is the Verlet algorithm which is expressed as the following two equations:

\[
\mathbf{r}(t + \delta t) = \mathbf{r}(t) + \mathbf{v}(t) \delta t + \frac{1}{2} \mathbf{a}(t) \delta t^2,
\]  

(9)

\[
\mathbf{a}(t + \delta t) = \frac{\mathbf{f}(t + \delta t)}{m}.
\]  

(10)

where \( \mathbf{r}(t) \), \( \mathbf{v}(t) \) and \( \mathbf{a}(t) \) are the position, velocity and acceleration vectors of a particle at time \( t \), respectively and \( \delta t \) denotes the chosen size of each time-step. Note that the acceleration of a particle at a time-step is computed by the Newton’s second law of motion:

\[
\mathbf{a}(t) = \frac{\mathbf{f}(t)}{m}.
\]  

(11)

III. PRIOR WORK

Improving the performance of MD simulation software with fast computation algorithms or parallel algorithms such as atom decomposition, force decomposition and spatial decomposition was the primary focus of prior research on accelerating MD simulations. There exist a number of sophisticated MD software packages including GROMACS [12], [13], NAMD [14], [15] and LAMMPS [16]. In next section, the LAMMPS tool (a highly parallel MD simulator) will be introduced. However, since these software packages are limited by the performance of a general purpose processor, some research has turned to special-purpose and application-specific hardware acceleration of the MD simulation. The main target of this new
research topic is to speed-up the most computationally intensive portion of the MD simulation computation, namely the non-bonded interactions.

MD-GRAPE [17], [18] is one of the most prominent hardware acceleration systems for MD simulations. It uses a fourth order polynomial with 1024 piece to approximate the calculation of the force or potential where the coefficients determine which force or potential is calculated. MD-GRAPE which has a peak speed of 4.2 Gflops only accelerates the computation of the force and potential while leaving the rest of the MD simulation to a host processor. MD engine [19] was also a special-purpose computer for MD simulation which had system architecture similar to that of the MD-GRAPE system, where the host computer communicates with the special-purpose parallel machine that computes the non-bonded interactions. The MD engine system consists of 76 individual processors named MODEL each of which calculates both the Lennard-Jones and Coulombic interactions. The system can perform the simulation 50 times faster than an equivalent software implementation running on a Sun Ultra-2 200 MHz machine.

All of the aforementioned special-purpose hardware platforms for MD simulation were implemented using ASIC technology. However, hardware development in this way can take up several years before the application is fully implemented. On the other hand, recent advances have made FPGAs a viable platform for accelerating MD simulations with substantial performance gains. Therefore, recent academic research has attempted to implement special-purpose computers for MD simulation using FPGAs. Prior research on FPGA-based MD simulations have concentrated on accelerating different parts of the MD simulation. One of them mapped the position and velocity update to FPGA [20] while most of them computed LJ and Coulombic interactions of each time-step on FPGA [21], [22], [23], [24], [46], [47]. On the other hand, only few ones moved all tasks in MD simulation onto FPGA [25], [26]. However, only few of these efforts are concerned with the problem of accelerating an existing MD simulation software [24], [47]. Most of them just implement simple textbook algorithms without any optimization. Hence, these attempts to accelerate MD simulation do not have much, if at all, practical benefits. On the contrary, we targeted a production-grade molecular dynamics code that is highly optimized to run on parallel systems and it is frequently used by the scientific community. Therefore, our design is certainly much more capable of accelerating real MD simulations, compared to many others, for the purpose of allowing scientists to simulate biomolecular systems in reasonable times. Furthermore, our work is the first reported FPGA-based supercomputer acceleration of MD simulations.

IV. LAMMPS MD SIMULATION SOFTWARE

LAMMPS is a classical molecular dynamics code written in C++, which stands for Large-scale Atomic/Molecular Massively Parallel Simulator [27]. It was developed at Sandia National Laboratories under the US department of Energy as a freely-available, open-source code, distributed under the terms of the GNU public license.

LAMMPS runs on single-processor machine although it was designed to run most efficiently on parallel computers supporting the MPI message-passing library, for instance on distributed- or shared-memory parallel machines and Beowulf-style clusters. LAMMPS can model atomic, polymeric, biological, metallic, granular and coarse-grained systems with only a few particles up to millions or billions using a variety of force fields and boundary conditions. However, it was designed to be easily modified or extended with new capabilities, such as new force fields, atom types or boundary conditions.

LAMMPS partitions the simulation domain into small 3D subdomains with spatial decomposition techniques on parallel machines. Each subdomain is assigned to a processor, and processors communicate and store ghost atom information for atoms that border their subdomain. By subdividing the physical volume among processors, most computations become local and communication is minimized so that optimal N/P scaling of the overall calculation can be achieved on P processors. Hence, the spatial-decomposition method is clearly the best algorithmic choice in comparison with atom decomposition and force decomposition methods both of which do not scale well to large numbers of processors. Note that systems with uniform particle density are most efficiently simulated by LAMMPS on parallel machines.

In the simplest sense, LAMMPS integrates Newton’s equation of motion for particles interacting via short- or long-range forces. It utilizes neighbour lists to keep track of the nearby particles for each particle so that the short-range, non-bonded potentials and forces for all particles are computed efficiently using cutoff convention (see subsection II.B) with time complexity of O(N). As atoms move, these lists are reformed at every few time-steps, taking into consideration both owned and ghost atoms, with the utilization of a certain threshold radius (i.e. r + an offset) to determine the neighbouring particles for a particle.

There are several ways to enable the quick calculation of the Coulombic interactions by avoiding the all-pairs O(N^2) computation. Approximate techniques include multipole methods [28], [29] scaling as N, Ewald summation (see subsection IIE) scaling as N^{3/2} and particle-particle particle-mesh method (PPPM) [30] scaling as N log (N)\textsuperscript{1/2}. PPPM which is a variant of particle-mesh Ewald (PME) method [31] is the method used by LAMMPS for the Coulombic computations due to its higher computational efficiency relative to other methods, particularly in parallel setting, as described in subsection IV.A.

Papers [32], [33] elaborate on the technical details of the algorithms used in LAMMPS.

A. PPPM Method

A detailed comparison of Ewald, multipole and PPPM methods shows that in addition to being less complex to implement, PPPM is the fastest for systems of any reasonable size [34]. The basic idea of PPPM is to replace
the point charge Coulombic term in (1) with an equivalent expression for extended charges centered on the original atomic positions. Hence, Coulombic potential is now expressed as follows:

\[
\begin{align*}
\text{potential} &= -\frac{q_1 q_2}{r_{ij}} + \int_{r_{ij}}^{r_{ij} + \epsilon} \rho(r) \frac{1}{r} dr \\
\end{align*}
\]

where \( \rho \) is the Gaussian density that represents an extended charge and is given as follows:

\[
\rho(r) = \frac{q}{\pi \sigma^2} \exp\left(-\frac{r^2}{\sigma^2}\right)
\]

The first term in (12) is the usual Coulombic potential multiplied by a complementary error function which forces it to go to nearly zero at a user-specified cutoff distance \( r_c \), where \( G \) is determined by the accuracy criterion. Thus, this term is the short-range portion of the Coulombic interaction and is computed in LAMMPS at the same time as van der Waals interactions as a sum over nearby particles utilising neighbour lists. On the other hand, the second term in (12) is the Coulombic potential due to the interaction of the extended charges whereas the last term is a constant.

V. THE MAXWELL SUPERCOMPUTER

Maxwell [35] is an FPGA based supercomputer developed by the FPGA High Performance Computing Alliance (FHPCA) in Scotland [36] to run computationally demanding applications on an array of FPGAs at low energy budgets. Its physical architecture, logical structure and software environment are briefly discussed in subsections V.A, V.B and V.C, respectively.

A. Physical Architecture

Maxwell comprises two 19-inch racks and five IBM blade centres, four of which have seven IBM Intel Xeon blades and the fifth has four (32 blades in total). The blades are booted over the network from the head node (Dell server). Furthermore, each blade is a diskless 2.8 GHz Xeon with 1 Gbyte memory which hosts two Xilinx Virtex-4 FPGAs through a PCI-X expansion module. Thus, Maxwell comprises 64 FPGAs having 512 or 1024 MB off-chip memory and four Multi-Gigabit Transceivers (MGTs) which can run at 2.5 Gb/s. Furthermore, the FPGAs are mounted on 2 different types of plug-in PCI card, namely Alpha Data ADM-XRC-4FX [37] and Xilinx Virtex-5. Both types of card connect to the Xeon on a particular blade using a PCI/PCI-X bridge which is capable of 32 bit, 133 MHz operation in PCI-X mode, giving a peak bandwidth of 532 MB/s.

Maxwell has three independent networks for CPU-CPU, CPU-FPGA, and FPGA-FPGA communications. The blade CPUs are networked over Gigabit Ethernet through a single 48-way Netgear switch with 40 Gb/s throughput. Thus, CPUs have an all-to-all connectivity. The FPGA network consists of point-to-point links between the MGT connectors of adjacent FPGAs. Since each FPGA has 4 MGTs, the 64 FPGAs are connected together in a two-dimensional 8 x 8 torus. Finally, FPGAs and CPUs can communicate with each other over the PCI bus as mentioned above.

B. Logical Structure

Logically, Maxwell can be regarded as a collection of 64 nodes, where a node is defined as a software process running on a host CPU together with some FPGA acceleration hardware. In the typical case of 64 nodes configuration, each blade CPU hosts two software processes each of which manages one of the two FPGAs on the blade during runtime.

C. Software Environment

The software environment of Maxwell comprises Linux distribution CentOS, standard GNU/Linux tools, Sun Grid Engine (SGE) as the batch scheduling system, Message Passing Interface (MPI) [41] for inter-process communication and most importantly the FHPCA Parallel Toolkit (PTK) [39] that forms a bridge from the application process to the FPGA process. Essentially, the PTK is a set of practices and infrastructure written mostly in C++ that aims to address acceleration issues such as associating processes with FPGA resources, associating FPGAs with bitstreams, managing contention for FPGA resources within a process and managing code dependencies to facilitate re-use.

VI. SYSTEM ARCHITECTURE

Our special-purpose parallel machine for MD simulations is a reconfigurable hardware accelerator plugged into a number of host CPUs. Fig. 1 illustrates the basic process flow in our machine for each time-step. LAMMPS MD simulation software (see section IV) running on a general purpose computer first initialises the simulation environment, calculates the less time-consuming bonded interactions and builds a neighbour list for each particle i in the simulated system, which includes all nearby j particles within a certain radius of the particle i. Then, for each neighbour list, software on host CPUs first broadcast the coordinates and electric charge of the particle i to the reconfigurable hardware and subsequently the coordinates and electric charge of each j particle in the neighbour list as well as the interaction parameters and the cutoff distances for the specific pairs of i and j particles are sent to the reconfigurable hardware one by one as shown in fig. 1. Following this, our parallel machine computes all non-bonded forces, virials and potentials acting on each particle i due to the j particles in its neighbour list and then, send these pairwise values back to the host CPU. Software running on the host uses the force values to calculate the acceleration of each particle in the simulated system by (11) and then integrates Newtonian equations of motion (see subsection II.F) by an integration technique to update the velocity and position values of all particles at the current time-step. Software also adds-up pairwise potential and virial values to compute the total per-atom potentials and virials, respectively.
The total potential energy and pressure in the simulated system at the current time-step are also calculated by accumulating these potential and virial values, respectively. Note that a new C++ class was written for the LAMMPS software using the FHPCA Parallel Toolkit (PTK) to be able to co-operate with the reconfigurable hardware for MD simulations in the way explained above. Another important point is that all transfers between host CPU and reconfigurable hardware are done with Direct Memory Access (DMA) method.

Each Xeon CPU on PCI-X bus connects to two user FPGAs through bridge/control FPGAs mediating communication between the 32-bit wide PCI-X bus operating at 133 MHz and the 32-bit wide local buses of the user FPGAs operating at 80 MHz, as shown in fig. 2. Furthermore, user FPGAs in our MD machine are of Xilinx Virtex-4 FX-100 type whereas smaller FPGAs bridging PCI-X and local buses are of Xilinx Virtex-4 LX25 type. On the other hand, four 256 MB DDR2 SDRAMs are connected to each user FPGA. The physical width and depth of the SDRAMs are 32 bits and 64M words, respectively while the logical width of the SDRAMs is 128 bits. Note that the MD processor core in a user FPGA runs at 150 MHz although the logic interfacing the user FPGA to the local bus it is connected to runs at 80 MHz.

Fig. 3 shows the block diagram of our MD processor core. As it can be seen, our MD core incorporates 4 identical MD pipelines which are working independently in parallel to evaluate the non-bonded potentials, forces and virials acting on a particle from each of the particles in the neighbour list of that particle. Each MD processor is associated with one of the SDRAM banks connected to the user FPGA. Furthermore, the LAMMPS process running on a host CPU transfers the simulation-related data mentioned above to the allocated first region of each SDRAM bank to be processed by the relevant MD processor. When these incoming transfers complete, the software process signals each MD processor to start its operation of reading data from its associated SDRAM bank through the use of an input buffer and then writing the evaluated potential, force and virial values back to the allocated second region of the associated SDRAM bank for further processing as explained above. Moreover, two identical function coefficient memories shown in the fig. 3 store the coefficients of the interpolation used to evaluate a number of functions as will be detailed later in the next section in conjunction with the inner architecture and operation flow of our designed MD processor.
VII. DESIGN OF MOLECULAR DYNAMICS PROCESSOR

In our design, internal format of the numbers used is the IEEE standard single precision (i.e. 32-bit wide) floating-point as shown in fig. 4 (a). All data are handled in this format. Hence, single precision floating-point arithmetic units are utilized throughout our MD processor. Several pipelined floating-point multipliers and adders/subtractors obtained from [42] are incorporated in our design whose operation latencies are 4 and 6 clock cycles, respectively, as explained in [43]. These arithmetic units do not support denormalized numbers and NaN (“not a number”) to minimize the required hardware resources and realize high operation speed by simplifying the circuitry.

SDRAM banks in our MD machine were partitioned into two regions. The first region of a SDRAM bank was allocated to data transfers from host CPU while the second region was allocated to data transfers from the designated MD processor on a user FPGA, as mentioned in section VI. Fig. 4 (b) shows the layout of a memory portion in the first region of a SDRAM bank storing the coordinates \( r_i = (r_{x_i}, r_{y_i}, r_{z_i}) \) and electric charge \( q_i \) of a particle \( i \) whereas fig. 4 (c) shows the layout of another memory portion in the first region of a SDRAM bank storing the coordinates \( r_j = (r_{x_j}, r_{y_j}, r_{z_j}) \) and electric charge \( q_j \) of a \( j \) particle, as well as the interaction parameters \( \varepsilon_{ij}, \sigma_{ij} \) and the cutoff distances for both Lennard-Jones \( r_{ij}^{12} \) and Coulombic \( r_{ij}^{6} \) interactions, all pertaining to the particular pair of \( i \) and \( j \) particles. Since the logical width of the memory banks is 128 bits, the layouts in fig. 4 (b) and (c) occupy the space of 1 and 2 logical words, respectively. Furthermore, the layout of a memory portion in the second region of a SDRAM bank storing the force \( f_{ij} = (f_{x_{ij}}, f_{y_{ij}}, f_{z_{ij}}) \), Lennard-Jones potential \( \varepsilon_{ij}^{LJ} \) and Coulombic potential \( \varepsilon_{ij}^{C} \) and virial \( v_{ij} = (v_{x_{ij}}, v_{y_{ij}}, v_{z_{ij}}, v_{xy_{ij}}, v_{xz_{ij}}, v_{yz_{ij}}) \) values computed for the specific pair of \( i \) and \( j \) particles is displayed in fig. 4 (d) which takes up the space of 3 logical words in a memory bank.

Fig. 5 shows the functional block diagram of our MD processor. It contains a pipeline comprised of three major functional units, namely \( \text{MD Squared Distance} \) unit, \( \text{MD Calculation} \) unit and \( \text{MD Force/Virial/Potential} \) unit in
the order presented. MD processor whose operating frequency is 150 MHz calculates the non-bonded interactions in the simulated molecular system as stated above. The detailed architectures and operations of the three functional units in the MD processor will be described in subsections VII.A, VII.B and VII.C, respectively.

A. MD Distance Squared Unit

Fig. 6 shows a simplified pipeline architecture of the first functional unit in our MD processor, **MD Squared Distance** unit whose primary duty is to calculate the squared distance between an i particle and the j particles in the neighbour list of that i particle. When a MD processor is triggered by the host CPU, it begins to transfer simulation data of i and j particles into its input buffer (see fig. 3) from the first region of its associated SDRAM bank. Input buffers in our design make use of double buffering so as to enhance the efficiency of the data transfers from a memory bank and hence, increase the operation speed of the MD processors. Note that each of these double buffers has a width of 256 bits, so two logical words are transferred one by one from a SDRAM bank to make up one word of the buffer.

When an input buffer is completely full with data, the **MD Squared Distance** unit starts to read one word from the buffer every four clock cycles. If it is detected that the read word contains the coordinates and electric charge of an i particle, those coordinates are registered separately in the unit (not shown in fig. 6) whereas the charge value is shifted towards the **MD Calculation** unit in a register array as shown in fig. 5. On the other hand, if the read word contains data related to a j particle, coordinate values in that word are registered and then pushed into the pipeline with the valid_in signal asserted for four clock cycles, while the rest of the data in the word (see fig. 4 (c)) are separately shifted towards the **MD Calculation** unit in five register arrays.

When the coordinate values of a j particle enters the pipeline, three floating-point subtractors are used to compute the coordinate differences between the registered i particle and that j particle in three dimensions, $d_i = (dx, dy, dz)$, independently in parallel. These coordinate differences are shifted separately towards the end of the unit in three register arrays to be passed to the **MD Force/Virial/Potential** unit. Furthermore, two floating-point multipliers compute the two squared coordinate differences in x and y dimensions, $dx^2$, $dy^2$, and the squared coordinate difference in z dimension, $dz^2$, in different clock cycles through the use of the three multiplexers whose control signal values are determined depending on the value of the 2-bit counter valid_cnt which increments by one with the high value of the delayed valid_in signal as shown in fig. 6. Table I shows how the values of the control signals for the multiplexers vary depending on the value of the counter valid_cnt. With these control signal values, two floating-point multipliers also compute the following products of the coordinate differences: $dx dy$, $dx dz$ and $dydz$ in addition to $dx^2$, $dy^2$ and $dz^2$ in an order dictated by the multiplexers. Moreover, all of these coordinate difference products are shifted towards the end of the unit in two register arrays to be passed to the **MD Force/Virial/Potential** unit for further computations.

![Figure 5. Functional block diagram of a Molecular Dynamics processor](https://example.com/fig5.jpg)

**Table I. Control Signal Values for the Three Multiplexers in the MD Distance Squared Unit**

<table>
<thead>
<tr>
<th>valid_cnt</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>c_mux 0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>X</td>
</tr>
<tr>
<td>c_mux 1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>c_mux 2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>
Finally, the first floating-point adder in the unit computes the sum of the squared coordinate differences in x and y dimensions, $d_x^2 + d_y^2$, while the second floating-point adder adds the squared coordinate difference in z dimension, $d_z^2$, to this sum to calculate the squared distance, $r_{ij}^2 = d_x^2 + d_y^2 + d_z^2$, between a pair of i and j particles. Furthermore, this value is passed to the MD Calculation unit to evaluate several functions of distance. Note that the pipeline latency of the MD Squared Distance unit is 22 clock cycles.

B. MD Calculation Unit

Fig. 7 shows the simplified pipeline architecture of the second and largest functional unit in our MD processor, MD Calculation unit whose primary duty is to calculate and separately multiply the first two terms in (14) and (15), and both terms in (16) and (17). The multiplied terms are then passed to the MD Force/Virial/Potential unit for the computations of the pairwise forces, virials, and potentials due to both Lennard-Jones and Coulombic interactions between an i particle and the j particles in the neighbour list of that i particle. Note that only the short-range portion of the Coulombic interactions is computed in our MD processor.

When the squared distance between a pair of i and j particles is passed to the MD Calculate unit by the MD Squared Distance unit, this value is registered to be valid for four clock cycles with the asserted valid_in signal.

Then, two floating-point comparators in the unit compare the registered squared distance with the specified cutoff distances for the Lennard-Jones and Coulombic interactions, respectively. If the squared distance happens to be bigger than the cutoff distance for any interaction, then the forces, virials, and potentials due to that interaction are set to be zero for the particular pair of i and j particles. Furthermore, utilizing the values shifted into the unit as shown in fig. 5, the first terms in (14), (15), (16) and (17) are computed to be available at the output of the multiplexer mux_3 in four consecutive clock cycles through the use of the floating-point multiplier mult_0 and the two multiplexers, mux_0 and mux_1, shown in fig. 7. Control signal values of the mentioned multiplexers and the multiplexer mux_2 are determined depending on the value of the 2-bit counter valid_cnt as shown in Table II.

TABLE II. CONTROL SIGNAL VALUES FOR THE FOUR MULTIPLEXERS IN THE MD CALCULATOR UNIT

<table>
<thead>
<tr>
<th>valid_cnt</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>c_mux_0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>c_mux_1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>c_mux_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>c_mux_3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

On the other hand, the floating-point multiplier mult_1 computes the arguments of the functions $g_1(x)$, $g_2(x)$, $g_3(x)$ and $g_4(x)$, which are in the second terms of (14), (15), (16) and (17), respectively, in four consecutive clock cycles through the use of the multiplexer mux_2. These computed arguments are then passed to the MD Function Evaluator unit to be evaluated in their corresponding function in a pipelined manner with a latency of 31 clock cycles. The MD Function Evaluator unit will be elaborated in subsection VII.B.1. Moreover, the functions $g_1(x)$, $g_2(x)$, $g_3(x)$ and $g_4(x)$ are expressed below:
Finally, the floating-point multiplier $mult_2$ multiplies the delayed output of the multiplexer $mux_3$ and the output of the $MD$ Function $Evaluator$ unit, and hence gets the first two terms in (14) and (15) and both terms in (16) and (17) multiplied in 4 consecutive clock cycles for a pair of $i$ and $j$ particles. These results are then sent to the $MD$ Force/Virial/Potential unit with the asserted $valid_md_calc$ signal for further processing. Note that the pipeline latency of the $MD$ Calculator unit is 40 clock cycles.

1) $MD$ Function Evaluation Unit

Fig. 9 shows the simplified pipeline architecture of a functional unit in our $MD$ Calculation unit, namely $MD$ Function Evaluation unit which evaluates the functions $g_1(x)$, $g_2(x)$, $g_3(x)$ and $g_4(x)$, which are expressed respectively in (18), (19), (20) and (21), consecutively in four clock cycles using the piecewise (1024 pieces) third-order polynomial interpolation. When the argument $x$ enters the unit with the asserted $valid_in$ signal, it is decomposed into two numbers, $x_{addr}$ and $x_{interp}$, as shown in fig. 8.

The floating-point number $x_{addr}$ represents the argument $x$ in the range of $[2^{-5}, 2^{11})$ using 10 bits, 4 for the exponent and 6 for the mantissa. The latter is the copy of the most significant bits of the mantissa of $x$, namely $m_x$. The unit calculates the value of $x = x_{addr} \cdot 2^{-e_o + e_x}$, where $e_o$ and $e_x$ are the exponents of $x_{addr}$ and $x$, respectively, and normalizes it in a 32-bit floating-point number $x_{interp}$.

Actually, the exponent of $x_{interp}$ namely $e_i$ is equal to $e_i - 7 - n$, where $n$ is the number of leading zeros in the 17 least significant bits of $x$. Then, a function $g(x)$ can be approximated with $x_{interp}$ as follows, where $c_3$, $c_2$, $c_1$ and $c_0$ are the coefficients of the piecewise polynomial interpolation:

$$
(22)
$$

A set of the quadruples of the coefficients (i.e. a look-up table) is stored in the two identical $Function Coefficients$ memories shown in fig. 3. Note that each $Function Coefficients$ memory serves two separate $MD$ processors with its dual port. These memories are comprised of four sub-memories storing one of the four piecewise interpolation coefficients (i.e. $c_3$, $c_2$, $c_1$, $c_0$) for four functions (i.e. $g_1(x)$, $g_2(x)$, $g_3(x)$, $g_4(x)$) in four separate regions. Each sub-memory is a 4096 x 32 bits Block RAM with an address width of 12 bits. The layout of a sub-memory in the $Function Coefficients$ memory is shown in fig. 10.

Furthermore, four differently delayed values of the 10-bit number $x_{addr}$ are used as part of the addresses for accessing the four sub-memories individually, as shown in fig. 9. On the other hand, the two most significant bits of
the four addresses, coming respectively from the four 2-bit counters in the unit, are used to select one out of four tables (functions) stored in the sub-memories. With this configuration, \textit{MD Function Evaluation} unit evaluates the functions \(g_1(x), g_2(x), g_3(x)\) and \(g_4(x)\) for a pair of \(i\) and \(j\) particles in four consecutive clock cycles with a latency of 31 clock cycles.

\textbf{C. MD Force/Virial/Potential Unit}

Fig. 11 shows the simplified pipeline architecture of the third and final functional unit in our MD processor, \textit{MD Force/Virial/Potential} unit whose primary duty is to compute the pairwise virials and forces acting on an \(i\) particle due to both Lennard-Jones and Coulombic interactions with the \(j\) particles in the neighbour list of that \(i\) particle. In four consecutive clock cycles, the multiplied first two terms of (14), (15), (16) and (17) are pushed one by one into the unit by the \textit{MD Calculation} unit with the valid_in signal asserted for four clock cycles. Obviously, these four products pertain to the LJ force, Coulombic force, LJ potential and Coulombic potential for a pair of \(i\) and \(j\) particles, respectively.

The first and second values entering the unit are registered separately in the first two clock cycles under the control of the 2-bit counter valid_cnt, which increments by the high value of the valid_in signal, as shown in fig. 11. These registered values are then added up by the floating-point adder in the unit and the result is passed to the three floating-point multipliers. On the other hand, the third and fourth values are buffered respectively in the synchronous write, asynchronous read buffers \textit{fifo_elj} and \textit{fifo_ecb} in the third and fourth clock cycles under the control of the counter valid_cnt. These bufferings last until the end of the operation of these multipliers, as will be explained later.

Furthermore, the three floating-point multipliers compute all three components of the total pairwise force \(f_{ij}\) (i.e. \(f_x, f_y, f_z\)) and six components of the pairwise virial \(v_{ij}\) (i.e. \(v_{xx}, v_{yy}, v_{yy}, v_{xy}, v_{xz}, v_{yz}\)) in parallel in three consecutive clock cycles by multiplying the output of the floating-point adder with the coordinate differences (i.e. \(d_x, d_y, d_z\)) and the coordinate difference products (i.e. \(d_x^2, d_y^2, d_z^2, d_xd_y, d_xd_z, d_yd_z\)) which are shifted into the pipeline from the \textit{MD Squared Distance} unit for a pair of \(i\) and \(j\) particles, through the use of three multiplexers, as shown in fig. 11. In the first clock cycle, the output of the adder...
is multiplied by the coordinate differences, \(d_x, d_y, \) and \(d_z\), to calculate the components of the total pairwise force, \(f_x, f_y, f_z\), whereas the adder output is multiplied by the following coordinate difference products: \(d_x^2, d_y^2, \) and \(d_z^2\) to compute the following three components of the pairwise virial: \(v_x, v_y, \) and \(v_z\) in the second clock cycle. Finally, in the third clock cycle, the following coordinate difference products: \(d_x d_y, d_x d_z, \) and \(d_y d_z\) are multiplied by the output of the adder to calculate the following three components of the pairwise virial: \(v_{xy}, v_{xz}, \) and \(v_{yz}\). Note that the control signal values of the three multiplexers in the unit are determined depending on the value of the 2-bit counter \(\text{valid}_\text{cnt}_2\) (not shown in fig. 11) which counts up to three with the high value of the \(\text{valid}_\text{reg}_d[5]\) signal. Table III shows how the values of the control signals for the multiplexers vary depending on the value of the counter \(\text{valid}_\text{cnt}_2\).

As the multipliers finish their operations, their outputs \(\text{mult}_0, \text{mult}_1, \) and \(\text{mult}_2\) are concatenated into a word which is written to the output buffer of the MD processor in three consecutive clock cycles, as shown in fig. 3. Furthermore, the pairwise LJ potential \(e^{12}\) in the corresponding location of the \(\text{fifo}_\text{elj}\) buffer and the pairwise Coulombic potential \(e^{6}\) in the corresponding location of the \(\text{fifo}_\text{ecb}\) buffer are incorporated into that word in the first and second clock cycles, respectively, extending its width to 128 bits. When an output buffer is completely full with data, its content is flushed into the second region of the associated SDRAM bank. Layout of a memory portion in the second region of a SDRAM bank is shown in fig. 4 (d). Moreover, the 128-bit output buffers in our design make use of double buffering so as to enhance the efficiency of the data transfers to a memory bank and hence, increase the operation speed of the MD processors. Note that the pipeline latency of the MD Force/Virial/Potential unit is 12 clock cycles.

### Table III.

**Control Signal Values for the Three Multiplexers in the MD Force/Virial/Potential Unit**

<table>
<thead>
<tr>
<th>valid_cnt_2</th>
<th>0</th>
<th>1</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>c_mux_0</td>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>c_mux_1</td>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>c_mux_2</td>
<td>0</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

### VIII. Implementation Results

Molecular Dynamics simulations were implemented on the Alpha Data nodes of the Maxwell machine with the MD processor cores shown in fig. 3, each of which incorporating four MD processors working independently in parallel with a total pipeline latency of 74 clock cycles. Our MD core was written in Verilog language while the interfaces of the user FPGA with the local bus and the DDR2 SDRAM banks were provided by the Alpha Data in the VHDL language. The design was then synthesized, placed, and routed by the Xilinx ISE 11.5 tool. FPGA bitstreams were also generated by the same tool while the ModelSim tool was employed to test the MD core with a number of testbenches. Note that there is only one FPGA bitstream used to configure all FPGAs in the MD machine regardless of the number of atoms in the simulated system. Furthermore, MATLAB tool was used to compute the piecewise polynomial interpolation coefficients for the evaluation of the several functions needed, as explained in subsection VII.B.1.

The clock frequency of the user FPGAs for the local bus interface was set to be 80 MHz whereas the clock frequency for the MD core was set to be 150 MHz. Due
to this clock frequency of the MD core, the clock frequency for the DDR2 SDRAM banks was 300 MHz. For benchmarking purposes, an all-atom Rhodopsin protein in solvated lipid bilayer was simulated with the Lennard-Jones forces, and the Coulombic forces via PPPM (particle-particle particle mesh), incorporating SHAKE constraints. This model contains counter-ions and a reduced amount of water to make a 32K atom system. The details of the simulation are as follows:

- 32,000 atoms for one time-step
- LJ and Coulombic force cutoff of 10.0 Angstroms
- Neighbor skin of 2.0 Angstroms
- Average neighbors per atom = 372 atoms
- NVT time integration

Table IV presents the timing performance figures of the LAMMPS software for the pairwise LJ and short-range Coulombic interaction computations of the above mentioned Rhodopsin protein system for one time-step on two nodes of the Maxwell machine (i.e. two software processes running on one host Intel Xeon CPU). The protein system was replicated in X, Y or Z dimensions to achieve the simulation of systems with up to 256,000 atoms, as presented in table IV.

For comparative purposes, table V shows the timing performance figures of the MD machine configured to operate in the same way as the pure software implementation on two nodes of the Maxwell machine (i.e. two software processes running on one host Intel Xeon CPU and MD core instances on two Xilinx Virtex-4 XC4VFX100 FPGAs [44]). Note that the timing figures presented in table V do not include the I/O communication costs occurring during the data transfers between a host CPU and SDRAM banks.

Table VI provides the speed-up values of the MD machine over the pure software implementation (LAMMPS) for the pairwise interaction computations of the systems with various numbers of atoms on two Maxwell nodes. Note that the MD machine outperforms the pure software implementation by 12x-13x.

Table VII shows the timing performance figures of the MD machine for the pairwise LJ and short-range Coulombic interaction computations on two Maxwell nodes, this time including the I/O communication costs of the data transfers between a host CPU and SDRAM banks, as opposed to table V. As it can be seen, I/O communication times account for over 96 percent of the total time. Due to this very high cost of the communication, the overall timing performance of the MD machine is poor compared to the pure software implementation for all atom systems (refer to table IV). Although multithreading, where each of the four existing threads deals with its assigned MD processor in the MD core, was utilised in the software process to take advantage of the direct memory transfers (DMA), the total time could not be reduced to a desired level because of the very poor data bandwidth between the host CPU and SDRAM banks. Nonetheless this limitation is not conceptual but rather dependent on the hardware platform targeted in this implementation. This communication bottleneck can be significantly resolved by integrating FPGA boards tighter into the host systems. In this way, FPGAs will have high-speed access to host

![Figure 12](image-url)

Figure 12. Timing performance plot of the LAMMPS software and the MD machine for the pairwise interaction computations on two nodes of the Maxwell.

---

**TABLE IV.**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>Computation Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>5.051342</td>
</tr>
<tr>
<td>64000</td>
<td>9.911402</td>
</tr>
<tr>
<td>128000</td>
<td>20.407846</td>
</tr>
<tr>
<td>256000</td>
<td>40.746851</td>
</tr>
</tbody>
</table>

**TABLE V.**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>Computation Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>0.379309</td>
</tr>
<tr>
<td>64000</td>
<td>0.785921</td>
</tr>
<tr>
<td>128000</td>
<td>1.674183</td>
</tr>
<tr>
<td>256000</td>
<td>3.130863</td>
</tr>
</tbody>
</table>

**TABLE VI.**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>MD Machine Speed-Up</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>13.32</td>
</tr>
<tr>
<td>64000</td>
<td>12.61</td>
</tr>
<tr>
<td>128000</td>
<td>12.19</td>
</tr>
<tr>
<td>256000</td>
<td>13.01</td>
</tr>
</tbody>
</table>
memory through, for instance, AMD’s Hypertransport, Intel’s Quick Path Interconnect or SGI’s NumaLink which offer bandwidths ranging from 15 to 25.6 GB/s, thus reducing communication overheads by at least 50x in comparison to our currently used communication link. This would result in performance gains of the MD machine in overall over the pure software implementation by at least 8x-9x.

**TABLE VII. TIMING FIGURES OF THE MD MACHINE INCLUDING I/O COMMUNICATION COSTS ON TWO MAXWELL NODES**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>Total Time (s)</th>
<th>I/O Comm. Time (s)</th>
<th>Percent. of I/O Comm.</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>11.202145</td>
<td>10.822836</td>
<td>% 96.61</td>
</tr>
<tr>
<td>64000</td>
<td>22.298593</td>
<td>21.512672</td>
<td>% 96.48</td>
</tr>
<tr>
<td>128000</td>
<td>44.749425</td>
<td>43.075242</td>
<td>% 96.26</td>
</tr>
<tr>
<td>256000</td>
<td>89.581439</td>
<td>86.450576</td>
<td>% 96.50</td>
</tr>
</tbody>
</table>

Tables VIII, IX and X show the comparative timing figures of the pure software implementation and the MD machine for the pairwise interaction computations of the Rhodopsin protein systems with up to over two million atoms for one time-step on 4, 8 and 16 nodes of the Maxwell machine, respectively. As it can be seen, the MD machine speed-up values for the pairwise interaction computations range from 10x to 14x. In addition, the efficiency and scalability of the MD machine on different numbers of nodes of the Maxwell is graphically represented in fig. 13 with the timing values for the given numbers of atoms, as presented in tables V, VIII, IX and X. Note that the computational power of our MD machine increases highly with the increasing number of the Maxwell nodes utilized.

**TABLE VIII. COMPARATIVE TIMING FIGURES OF THE LAMMPS SOFTWARE AND THE MD MACHINE ON FOUR MAXWELL NODES**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>SW Comp. Time (s)</th>
<th>MD Machine Comp. Time (s)</th>
<th>MD Machine Speed-Up</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>2.467384</td>
<td>0.237942</td>
<td>10.37</td>
</tr>
<tr>
<td>64000</td>
<td>4.959632</td>
<td>0.398379</td>
<td>12.45</td>
</tr>
<tr>
<td>128000</td>
<td>10.006767</td>
<td>0.748793</td>
<td>13.36</td>
</tr>
<tr>
<td>256000</td>
<td>20.08099</td>
<td>1.416626</td>
<td>14.18</td>
</tr>
<tr>
<td>512000</td>
<td>39.751763</td>
<td>2.869737</td>
<td>13.85</td>
</tr>
</tbody>
</table>

**TABLE IX. COMPARATIVE TIMING FIGURES OF THE LAMMPS SOFTWARE AND THE MD MACHINE ON EIGHT MAXWELL NODES**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>SW Comp. Time (s)</th>
<th>MD Machine Comp. Time (s)</th>
<th>MD Machine Speed-Up</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>1.202016</td>
<td>0.118279</td>
<td>10.16</td>
</tr>
<tr>
<td>64000</td>
<td>2.444738</td>
<td>0.220909</td>
<td>11.07</td>
</tr>
<tr>
<td>128000</td>
<td>4.856528</td>
<td>0.392149</td>
<td>12.38</td>
</tr>
<tr>
<td>256000</td>
<td>9.857229</td>
<td>0.781985</td>
<td>12.61</td>
</tr>
<tr>
<td>512000</td>
<td>19.563335</td>
<td>1.516907</td>
<td>12.90</td>
</tr>
<tr>
<td>1024000</td>
<td>40.567383</td>
<td>2.854312</td>
<td>14.21</td>
</tr>
</tbody>
</table>

Table XI shows the resource utilization of the MD core in a user FPGA. Note that the total number of the floating-point adder/subtractors in the MD core is 36 while the total number of the floating-point multipliers is 44. In addition, 8 floating-point comparators are utilised in our design. Furthermore, the floating-point adder/subtractors and comparators were entirely implemented in the slice logic. On the other hand, the floating-point multipliers were partially implemented in the DSP48 blocks on the FPGA. However, since each multiplier requires 4 DSP48 blocks and the total number of the DSP48 blocks in the user FPGA is just 160, it was only possible to map 40 of the multipliers to the DSP48 blocks while the rest of them were entirely implemented in the user logic.

**TABLE X. COMPARATIVE TIMING FIGURES OF THE LAMMPS SOFTWARE AND THE MD MACHINE ON SIXTEEN MAXWELL NODES**

<table>
<thead>
<tr>
<th>No. of Atoms</th>
<th>SW Comp. Time (s)</th>
<th>MD Machine Comp. Time (s)</th>
<th>MD Machine Speed-Up</th>
</tr>
</thead>
<tbody>
<tr>
<td>32000</td>
<td>0.610724</td>
<td>0.05701</td>
<td>10.71</td>
</tr>
<tr>
<td>64000</td>
<td>1.211133</td>
<td>0.111407</td>
<td>10.87</td>
</tr>
<tr>
<td>128000</td>
<td>2.406081</td>
<td>0.240549</td>
<td>10.00</td>
</tr>
<tr>
<td>256000</td>
<td>4.969222</td>
<td>0.441922</td>
<td>11.24</td>
</tr>
<tr>
<td>512000</td>
<td>9.783473</td>
<td>0.774302</td>
<td>12.64</td>
</tr>
<tr>
<td>1024000</td>
<td>19.683968</td>
<td>1.516273</td>
<td>12.98</td>
</tr>
<tr>
<td>2048000</td>
<td>40.287101</td>
<td>2.891285</td>
<td>13.93</td>
</tr>
</tbody>
</table>

The accuracy in the computations was sufficient enough to carry out stable MD simulations but the accuracy could be improved if the single extended precision (i.e. width of 40-bit) was used for the floating-point numbers inside the design rather than the single precision (i.e. width of 32-bit) [45]. However, this precision increase would require higher amounts of slice logic and DSP48 blocks to implement the floating-point arithmetic units utilised in the MD core. Unfortunately, currently used Xilinx Virtex-4 XC4VFX100 FPGA chips cannot accommodate any higher resource demand as can be clearly seen in table XI.

Furthermore, it is reported by [45] that the evaluation of the functions, which involves the piecewise third-order polynomial interpolation with a look-up table, requires a key with a width of at least 15 bits (see subsection VII.B.1). However, even 1 bit increase in the width of the
used key would require doubling the size of the utilized Function Coefficients memories (see fig. 3). It is also impossible to realize the usage of 15-bit wide key considering the amount of Block RAMs available in the currently used Virtex-4 FX100 FPGA chip (refer to table XI).

IX. CONCLUDING REMARKS

The design and implementation of a FPGA core, namely MD core, carrying out all the necessary operations to compute the non-bonded interactions in a MD simulation with the purpose of accelerating the LAMMPS MD software was presented in this paper. Our MD processor core comprised of 4 identical pipelines working independently in parallel to evaluate the non-bonded potentials, forces and virials was implemented on the nodes of a FPGA-based supercomputer, named Maxwell, which consists of 64 Virtex-4 FPGA chips. This implementation allowed us to produce a special-purpose parallel machine for the hardware acceleration of the MD simulations. This machine yields higher computational power with the additional Maxwell nodes, making it highly scalable.

To our knowledge, our work is one of the few which present porting an existing production-grade MD software (i.e. LAMMPS) to FPGAs rather than an unoptimized textbook MD code. As a novelty, our work is scaled up to many nodes on a FPGA-based supercomputer in contrast to other attempts to port a production-grade MD code on a reconfigurable computing platform. Furthermore, our design calculates the potential and virial values as opposed to the designs in these attempts.

The timing performance figures of the MD machine for the pairwise LJ and short-range Coulombic (via PPPM) interaction computations in the MD simulations of the solvated Rhodopsin protein systems with various numbers of atom show performance gains over the pure software implementation by factors of up to 13 on two nodes of the Maxwell machine. These MD machine speed-up values for the pairwise interaction computations were also maintained on different numbers of Maxwell nodes. However, the overall timing performance of the MD machine is worse than the pure software implementation due to the very high I/O communication costs of the data transfers between a host CPU and SDRAM banks. This case stems from the very poor data bandwidth between a host CPU and SDRAM banks which is a limitation caused by the hardware platform targeted in this implementation (i.e. Maxwell FPGA-based supercomputer).

Nonetheless, if FPGA boards are integrated tighter into the host systems through, for instance, AMD’s Hypertransport, Intel’s Quick Path Interconnect or SGI’s NumaLink, the bandwidth of the I/O communications would be greatly enhanced up to 25.6 GB/s, thus yielding much lower communication costs (i.e. at least 50x reduction in comparison with our currently used communication link). This would result in performance gains of the MD machine in overall over the pure software implementation. On the other hand, the accuracy of the computations could be improved if the number of slices and DSP48 blocks available in the user FPGA (i.e. Xilinx Virtex-4 XC4VFX100) was higher. Furthermore, wider DSP48 blocks and larger block RAMs would also help to enhance the computation accuracy. Solving the aforementioned concerns with a better hardware implementation platform is the major plan for the future of this project.

REFERENCES


Khaled Benkrid received the "Ingénieur d’Etat" degree in electronics engineering with distinction from Ecole Nationale Polytechnique d’Alger, Algeria, and the Ph.D. degree in computer science and an Executive MBA with distinction from Queen’s University Belfast, Belfast, U.K.

With over ten years experience in FPGA hardware design, he has authored over 70 publications in major international journals and conference papers in the areas of high performance reconfigurable computing and electronic design automation with applications in digital signal processing, communication systems, bioinformatics and computational biology, financial computing, and scientific computing in general.

Dr. Benkrid is a Chartered U.K. Engineer. He has served as conference chair, programme chair, program committee member, and session chair at many international conferences on parallel and reconfigurable hardware, VLSI design, and computer science. He is the holder of various research grants from the U.K. government, the EU, and Industry, and is a recognized expert reviewer by the European Commission.