\$ SUPER

Contents lists available at ScienceDirect

### Renewable Energy Focus

journal homepage: www.elsevier.com/locate/ref



## PLL-based Enhanced Control of Boost PFC Converter for Smart Farming Lighting Application

Miao Lin Pay <sup>a, \*</sup>, Jesper Christensen <sup>a</sup>, Fei He <sup>b</sup>, Laura Roden <sup>c</sup>, Hafiz Ahmed <sup>d</sup>, Mathias Foo <sup>e</sup>

- <sup>a</sup> Institute for Future Transport and Cities, Coventry University, Coventry, CV1 2TE, UK
- <sup>b</sup> Centre for Computational Science and Mathematical Modelling, Coventry University, Coventry CV1 2JH, UK
- <sup>c</sup> Centre for Sport, Exercise and Life Sciences, School of Life Sciences, Coventry University, Coventry, CV1 2DS, UK
- <sup>d</sup> Nuclear Advanced Manufacturing Research Centre, University of Sheffield, Derby DE73 5SS, UK
- e School of Engineering, University of Warwick, Coventry, CV4 7AL, UK

#### ARTICLE INFO

# Keywords: Boost power factor correction power quality smart farming nonlinear proportional-integral phase-locked loop feedback control

#### ABSTRACT

Controlled environment farming has become an attractive solution to increase the food production with limited use of resources. LED lights are often used in this type of farming to increase plant yield. LED lights are dc load, whereas the grid provides ac power. This necessitates the use of power factor correction (PFC) converter as an interface between the grid and the lights. This paper proposes an innovative control method for the boost PFC converter, where an advanced phase-locked loop scheme is developed that can eliminate measurement dc offset and provide harmonic robust estimation of the grid voltage fundamental component. The applied nonlinear control uses the existing two-loop control architecture. Based on a baseline PI controller, a nonlinear function is added to make the controller react faster when it is far from the reference and vice-versa. Comprehensive simulation studies are conducted to assess the performance of the proposed method under various challenging test scenarios. Compared to the baseline method, the proposed technique achieved  $42\% \sim 65\%$  reduction in total harmonic distortion depending on the test cases, which makes the technique a suitable candidate for improving the operational efficiency and, consequently, the running cost of a smart farming lighting system on an industrial scale. Results show the effectiveness of the proposed method over the conventional counterpart.

#### Introduction

Anthropogenic climate change is a serious concern of our time and ever-increasing carbon emissions are playing a major role in this regard. This motivated the international community to come forward with the ambitious net zero emission target by 2050. Out of the various sectors, food production is responsible for roughly one-quarter of the total greenhouse gas (GHG) emissions [1]. So, decarbonising this sector will be essential if we are to achieve the net zero emission target in time. However, this is going to be very challenging as the food production will have to increase by 70% to meet the ever-growing population by 2050 [2]. As the cultivable land area is declining, further intensification of farming needs to take place by using additional natural resources to meet the increasing food demand, which could potentially cause further increase in GHG emission. This necessitates the development of advanced farming techniques that can increase food production in a sustainable manner without requiring additional cultivable lands and/

or natural resources.

Speed breeding [3] has appeared as a emerging solution to the aforementioned problems. In speed breeding, plant growth can be accelerated by manipulating the environmental conditions in smart greenhouse settings, thereby increasing the number of farming cycles per year and production output without increasing the cultivable land area. Often this is accomplished by using artificial lights that mimic the natural day-night cycle but in a controlled environment agriculture (CEA). An early work in this area [4] showed that by artificially controlling the photo-period, i.e., length of the day, it is possible to double the crop production compared to the conventional counterpart. An overview of the CEA setup is given in Fig.1. This figure shows that light emitting diode (LED) drivers are used in a CEA setup to manipulate the LED lights, which ultimately regulate the photo-period of the plant. As photo-period is one of the key control variables in the CEA, LED drivers play an important role in ensuring high-performance operation of the overall system. An efficient LED driver will lower the operation costs and

E-mail address: paym@uni.coventry.ac.uk (M. Lin Pay).

<sup>\*</sup> Corresponding author.

#### Power Sources




Figure 1. An overview of the LED controlled smart farming.




Figure 2. Circuit diagram of a boost PFC converter.

reduce the GHG emission of the overall system [5,6,7]. In addition, if the LEDs are powered by renewable energy sources, then, this will make the whole operation sustainable from an energy point of view. This motivated us to focus on the improvement related to the LED driver in this work.

LEDs require dc voltage and currents, while the grid provides ac voltage and currents. LED drivers act as an interface between the ac and dc systems.


An LED driver is typically an ac/dc converter, which provides dc output while at the same time ensure high power-factor to meet the regulatory requirement set by various standards, e.g. IEEE Std 519-2014 [8]. Power converters are widely used across various engineering applications to ensure high-performance operation of the considered systems [9,10,11,12]. In the LED driver case, numerous ac/dc converters with power factor correction (PFC) capabilities are reported in the literature. These converters typically operate in two-stages. In the firststage, the ac power is converted into pulsating dc through a rectifier, which is often a diode-bridge-type. In the second stage, a dc-dc converter is employed for the dc voltage regulation. Most PFC converters use a step-down transformer to provide galvanic isolation and also to reduce the voltage level, which enables a low voltage level circuit implementation. Some of the popular PFC-type LED driver topologies are boost converter [13], interleaved-boost converter [14], flyback converter [15], Cuk converter [16], Sheppard-Taylor converter [17], totempole converter [18], etc., to name a few. For a detailed review on this topic, interested readers may consult [5,19] and the references therein. Out of the various available converters, boost PFC converter was selected in this work due to its simple structure and wide popularity for reliable long-term operation.

In this work, control of a boost PFC converter has been considered to

improve the performance and efficiency of the smart farming system. Owing to its popularity, numerous control methods have been proposed in the literature for boost PFC converters. Conventionally, a two-loop architecture is the most popular one in the research and industrial literature [20]. In this method, a voltage controller works as the outer-loop, which is also the slower one while a fast current controller works as the inner-loop, which also generates the Pulse Width Modulation (PWM) signal for driving the switch(es) of the converter. In addition, a grid-voltage detection scheme is also required that extracts the real-time information of the grid and contributes to generate the reference current for the inner-loop current controller.


The existing literature on two-loop control systems for PFC converters covers a wide array of methods [19,20]. In general, proportionalintegral (PI) is a popular choice for the PFC controllers. A PI controller is easy to implement, has analytical tuning rules and can be implemented without having precise information about the system parameters. However, the response is slow and there is a trade-off between the dynamic response of the converter versus the disturbance rejection capability. This motivated researchers to propose advanced controllers for the PFC converter. In [21], the authors have proposed a fuzzy logic voltage controller (FLC) for the boost PFC converter. However, no grid detection scheme is applied. This makes the controller ineffective to deal with distortion in the grid voltage. A fixed-frequency sliding mode current controller is proposed in [13]. However, as the outer-loop remained PI controlled, this may slow down the system response when the output voltage faces significant disturbances. An input-output linearisation (IOL) controller is proposed in [22]. Despite its advantages, this method is sensitive to system parameter variations. As the converter ages, system parameters may differ greatly from the nominal value, thereby significantly deteriorating the control performance. Linear active disturbance rejection voltage controller (ADRC) for boost PFC is proposed in [23]. This method improves the voltage loop controller performance compared to the conventional PI controller, however, it is still sensitive to disturbances in the current loop as that controller is still the conventional one. This limits the overall control performance. Model predictive controller with moving average is proposed in [24]. Such controller requires an accurate value of the boost inductor, which may vary significantly over the long operation of the converter. As such, it is not possible to ensure high-level control performance in wide operating conditions.

Grid-detection scheme is an integral part of the two-loop PFC controller. A fast and accurate grid-detection scheme can extract the fundamental component of the grid voltage even when the grid is



**Figure 3.** Typical control techniques used in LED drivers. (a) Type I, (b) Type II, (c) Type III, (d) Type IV.

heavily distorted. The existing grid-detection schemes for PFC converters often rely on phase-locked loop (PLL). A two-sample PLL for boost PFC has been proposed in [25]. This PLL generates a quadrature signal using finite-difference method, which is required for the PLL implementation. However, it can be sensitive to noise. A running-average filter-based PLL is proposed in [26]. This PLL utilises second-order generalised integrator (SOGI) [27] for the orthogonal signal generation while the running-average filter dc offset rejection. In addition to the loop filter tuning parameters, this PLL has an additional low-pass filter to tune, which increases the tuning complexity. A single-phase



**Figure 4.** General block diagram of a Type IV control system for the boost PFC converter.

power-PLL (pPLL) with repetitive controller (RC) has been proposed for the boost PFC in [28]. However, this PLL may be susceptible to harmonic distortion due to the lack of a robust orthogonal signal generator. A digital PLL has been proposed in [29], which utilises an infinite impulse response (IIR) filter for improved harmonic robustness. However, no results are presented with distorted grid conditions. This makes it difficult to assess the performance of this PLL in the presence of grid harmonics. SOGI-PLL for boost PFC converter has been proposed in [30]. Due to its excellent band-pass filtering properties, this PLL provides good harmonic robustness. However, it is not resilient to dc offset in the measured grid voltage, thereby requiring additional filtering.

Based on the above literature review, there is a demand for an advanced control method and grid-detection scheme for effective control of boost PFC. The control scheme should be easy to implement with fast dynamic response and good disturbance rejection property. It should not be parameter dependent to ensure satisfactory control performance over a wide operating range. The grid detection scheme should be harmonically robust and insensitive to dc measurement, and the tuning should be simple. To address these issues, in this work, an enhanced nonlinear PI control scheme is applied to a boost PFC converter. Unlike the conventional method, this controller can improve the dynamic response of the system without sacrificing the disturbance rejection capability. Moreover, the core building block of this controller is the conventional PI, which makes it easy to tune and implement. For the grid-detection scheme, we propose a harmonically robust PLL scheme, which employs the quasi type-1 PLL structure and moving average filter. As a result, the proposed PLL can eliminate all odd-order harmonics in the measured grid voltage signal, which makes it suitable for meeting power quality standards, such as IEEE Std. 519- 2014 [8] and European Std. EN50160 [31]. Comprehensive simulation studies are conducted to show the feasibility of the proposed method.

The main contributions of this work are twofold. Firstly, it proposes an improved PLL scheme that can extract the phase of the fundamental grid voltage component with very low distortion. Secondly, it introduces the maiden application of the nonlinear PI control scheme for the boost PFC converter. The proposed method, comprising the PLL and the controller, results in a fast-responsive control scheme without sacrificing harmonic robustness.

The rest of this article is organised as follows: The details of the proposed PFC control method including nonlinear PI control and the grid detection scheme are given in Sec. 2. Comprehensive simulation results are given and discussed in Sec. 3. Finally, Sec. 4 concludes this article.

#### **Control of Boost PFC**

Boost PFC converter is widely used as an LED driver. It can convert the ac grid voltage into fixed dc output voltage for driving the LED. Moreover, it also provides power factor correction, which is often




Figure 5. Block diagram of the proposed E-SOGI-QT1-PLL, (a) overall implementation and (b) E-SOGI implementation.





Figure 6. Loop-filter tuning of the proposed PLL.

mandatory for any grid-connected device over a certain power limit. The circuit diagram of a typical boost PFC converter is shown in Fig. 2 [32]. As a remark, we use upper and lower case to denote variables associated with dc and ac signals, respectively. The PFC circuit under consideration consists of two stages, namely the ac/dc and dc-dc stages. In this configuration, an H-bridge diode rectifier converts the ac input voltage  $v_{in}$  into pulsating dc. This dc voltage can be approximated as  $V_{dc} = V_p/\sqrt{2}$ , where  $V_p$  is the peak value of the ac input. It is evident that the dc voltage is lower than the peak voltage. For efficiency purposes, the reference dc-side voltage can be higher. As such, boosting up this pulsating dc voltage is taken care of by the boost converter part of the PFC circuit, which regulates the output voltage to a desired value as required by the design specification. Note that the source current, i.e., the current

drawn from the ac grid is in the ac/dc stage of the PFC, therefore this current will remain ac, whereas the load current and the voltage are in the dc-dc side of the PFC, which ensures that these quantities will remain dc. Simultaneous existence of ac and dc quantities in the circuit makes it challenging to control the PFC converter. For a detailed explanation of the operation of the boost PFC converter, interested readers may refer to [32], and the references cited therein.

There are two main control requirements for the boost PFC controller. Firstly, the output voltage needs to be constantly maintained at the desired level despite changes in the grid, circuit parameters, and load. Secondly, the nonlinear current  $i_s$  drawn by the PFC from the grid should have a low total harmonic distortion (THD).

To address the control objectives of boost PFC, development of the



**Figure 7.** Output of the nonlinear function (8) for various  $\mathcal{E}_1$  with  $\mathcal{E}_0 = 1$ .

control system plays a very important role. In general, control techniques used in boost PFC converters can broadly be divided into four types as shown in Fig. 3 [20]. Each type has its own merits and demerits. A type IV controller is preferable, if THD reduction is a key concern especially in the heavily distorted grid condition, whereas it comes at the cost of additional implementation complexity. Type IV control method has real time grid monitoring and self-recovery capability. It utilises the grid information in generating the PWM signal. This can maintain the performance even when there is a distortion in the grid.

A detailed block diagram of the Type IV control system of boost PFC converter is given in Fig. 4. In this method, a PLL is used to extract the fundamental component of the grid voltage, which is multiplied with the output of the outer-loop voltage controller to generate the reference current. The inner-loop current controller regulates the actual current to the outer-loop generated reference value. In general, both outer- and inner-loop controllers are of proportional-integral (PI)-type, whereas the PLL is typically the conventional synchronous reference frame PLL (SRF-PLL) [32]. In this work, two modifications are proposed. Firstly, we develop an advanced single-phase PLL that can accurately extract the fundamental component from distorted and biased grid voltage measurements. Secondly, we replace the linear PI controller by the nonlinear PI controller. These modifications are detailed in the following.

#### Grid Voltage Detection Scheme

Single-phase grid voltage with dc offset and harmonics can be written as:

$$v_{in}(t) = V_{dc} + V_{in}\sin(\theta) + \sum_{h=3,5,\dots} V_h\sin(\theta_h)$$
 (1)

where the static measurement offset  $V_{dc} \ge 0$ , and  $\theta$  are respectively the fundamental component magnitude and phase, whereas  $V_h$  and  $\theta_h$  are

the harmonic component magnitude and phase, respectively. The objective here is to estimate  $\theta$  from the measured  $v_{in}(t)$ . From this point, the time dependence argument of the function is omitted for notational simplicity. To estimate the  $\theta$  from  $v_{in}$ , the single-phase quasi type-1 PLL (QT1-PLL) [33] is considered and the overview of the proposed PLL is given in Fig. 5. An advantage of the QT1-PLL

is that it uses a moving average filter (MAF). The transfer function of the MAF in continuous- and discrete-time are given by,

$$MAF(s) = \frac{1 - e^{-\mathcal{F}_c s}}{\mathcal{F}_c s},$$
(2)

$$MAF(z) = \frac{1}{\mathcal{J}_d} \frac{1 - z^{-\mathcal{J}_d}}{1 - z^{-1}},$$
(3)

where  $\mathcal{T}_c$  is the filter window length in time and  $\mathcal{T}_d$  is the corresponding number of discrete samples, which can be obtained as  $\mathcal{T}_d = \mathcal{T}_c/\mathcal{T}_s$  with  $\mathcal{T}_s$  being the sampling-time used for discrete-time implementation. The MAF can provide complete immunity against nominal frequency odd-order harmonics depending on the considered window length. This has motivated us to consider this PLL. However, it requires an orthogonal signal generator, for which enhanced second-order generalised integrator (E-SOGI) filter is used [34,35]. This filter uses a low-pass filter (LPF) together with the standard SOGI block [36], where the SOGI block generates the quadrature signal and the LPF block is used to eliminate the dc offset. The transfer functions of the E-SOGI filter are given by,

**Table 1**Circuit and control parameters.

Symbol	Parameter	Value 1.9mH	
L	Inductor		
$r_{sl}$	Inductor series resistance	$10 \mathrm{m}\Omega$	
$C_0$	Output capacitor	$747.7 \mu F$	
$r_{sc}$	Capacitor series resistance	$1\mu\Omega$	
$R_L$	Load resistance	$200\Omega$	
$V_{dc}$	DC-link voltage	400V	
$f_{sw}$	PWM frequency	50KHz	
$V_{in}$	Nominal grid voltage (p-p)	170 <i>V</i>	
ω	Grid frequency	50Hz	
$k_{pv}$	Voltage proportional gain	0.115	
$k_{i u}$	Voltage integral gain	21.75	
$k_{pi}$	Current proportional gain	0.0933	
$k_{ii}$	Current integral gain	12.81	
$\mathscr{E}_0,\mathscr{E}_1$	Nonlinear function gains	10, 0.1	
$k_s$	ESOGI gain	0.8	
$\omega_f$	ESOGI cut-off frequency	30Hz	
k	ESOGI PLL gain	28	
$T_{sc}$	Controller time-step	$10\mu sec.$	
$T_s$	Simulation time-step	$0.667 \mu sec.$	




Figure 8. Block diagram of the proposed Type IV PI controller.





Figure 9. Output voltage for the case T1.



**Figure 10.** Grid voltage (1/10-scaled) and currents for T1: (a) transient responses and (b) zoomed-in steady-state view.

$$\mathscr{G}_{\alpha}(s) = \frac{v_{\alpha}(s)}{v_{in}(s)} = \frac{k_s \widehat{\omega} s}{\mathscr{P}(s)},\tag{4}$$

$$\mathscr{S}_{\beta}(s) = \frac{v_{\beta}(s)}{v_{in}(s)} = \frac{k_s s(\widehat{\omega}^2 - \omega_f s)}{(s + \omega_f)\mathscr{P}(s)},\tag{5}$$

where  $\nu_{\alpha}$  and  $\nu_{\beta}$  are the E-SOGI estimated in-phase and quadrature component of the grid voltage signal without any dc offset,  $\omega$  is the PLL estimated grid frequency,  $k_s>0$  is the E-SOGI gain,  $\omega_f>0$  is the LPF cut-off frequency, and  $\mathcal{P}(s)$  is a polynomial function having the form of  $\mathcal{P}(s)=s^2+k_s\widehat{\omega}s+\widehat{\omega}^2$ . The gain  $k_s$  determines the selectivity of the




Figure 11. Source current THD for case T1.

filter, which can be tuned as a trade-off between harmonic filtering and dynamic performance. A similar trade-off can also be used for the LPF cut-off frequency  $\omega_f$  selection. In [34,35],  $k_s=0.8$  and  $\omega_f=30$ Hz is selected and the same values are considered here.

The filtered signals  $\nu_{\alpha}$  and  $\nu_{\beta}$  can be used for the conventional QT1-PLL implementation as shown in Fig. 5 (a). QT1-PLL has two parameters, namely the MAF window length and the loop-filter gain k. In this work, we are interested in odd-order harmonics reduction, which are also emphasised in the IEEE Std. 519-2014. As such, a window length of T/2 (T being the grid voltage nominal period) is considered in this work. To tune the loop-filter gain  $\omega_f$ , a settling-time-based approach can be considered [37]. For a +1Hz step- change in the frequency, the settling time for the frequency estimation as a function of the gain k can be found in Fig. 6. The results show that k=28 gives the lowest settling-time, which has been selected as the loop-filter gain value.

#### Nonlinear PI Control

Before giving the details of the nonlinear PI controller, let us consider the linear PI controller that is given by:

$$u = \underbrace{(r-y)}_{e} \underbrace{\left(K_{p} + \int K_{i}dt\right)}$$
 (6)

where r is the reference, y is the output and  $K_p$  and  $K_i$  are the proportional and integral gains, respectively. The conventional PI controller uses fixed gains and calculates the control signal by passing the tracking






Figure 12. Output voltage for the case T2.



**Figure 13.** Grid voltage (1/10-scaled) and currents for T2: (a) transient and (b) zoomed steady-state view.






Figure 14. Source current THD for case T2.





Figure 15. Output voltage for the case T3.

been observed in [42] that nonlinear PI controllers can provide improved tracking accuracy together with enhanced damping and dynamic response. Most of the nonlinear PI controllers available in the literature are typically made of a linear part and a nonlinear part. The linear plant can be designed for the nominal system whereas the nonlinear part will provide additional robustness and dynamic performance improvement. Moreover, although linear approximations are used to model engineering systems, in practice they are often nonlinear in nature due to the presence of parasitic elements, unmodelled dynamics and various nonlinear effects such as backslash, saturation etc. In



**Figure 16.** Grid voltage (1/10-scaled) and currents for T3: (a) transient and (b) zoomed steady-state view.

this context, nonlinear PI controllers are more suitable to handle inherently nonlinear systems such as the boost PFC converter. In this work, the considered nonlinear PI controller has the following form:

$$u(t) = \varphi(e) \left( K_p + \int K_i dt \right) \tag{7}$$

where the nonlinear function is given by,  $\varphi(e) = e \mathcal{E}(e)$ , which provides nonlinear modification to the error before passing it to the linear part of the controller. The nonlinear counterpart of the linear PI controller has an additional parameter to tune, which is the nonlinear function  $\mathcal{E}(e)$ . To ensure fast tracking, this function has to amplify the tracking error

when it is far from the equilibrium, whereas the function has to scale down the error when it is near to equilibrium. In other words, this will generate large control action when the tracking error is far from the origin and small control action when the tracking error is near the origin. In addition, the controller value should respect the physical limit of the device to maintain stability. This can be ensured by providing bounded control action. The aforementioned characteristics can be provided if hyperbolic function is selected as follows:

$$\mathscr{E}(e) = \mathscr{E}_0 \cosh(\mathscr{E}_1 e) \tag{8}$$

where  $\mathscr{E}_0$  and  $\mathscr{E}_1$  are the nonlinear function tuning gains. The considered hyperbolic function is symmetric about the y-axis, which makes sure that the nonlinear function will not change the sign of the error before passing it to the linear part of the controller. In addition, at the origin, this function becomes 1. Therefore, when multiplied by the error itself, the output of nonlinear function  $\varphi(e)$  will become 0 as  $\varphi(e) = e\mathscr{E}(e)$ , which is the same as the actual error. As such, when there is no tracking error, the nonlinear function will generate the same output as the linear error e. Error amplification and/or scaling down by the nonlinear function can be observed in Fig. 7, where the output of the nonlinear function (8) for various tracking errors are shown.

This figure shows that as the error moves far from the origin, the output of the nonlinear function increases significantly. However, the opposite effect can be seen when the error is near to the origin. In addition, the gain  $\mathcal{E}_0$  can also be used for controlling the gain rate. In general, no specific rules are available for the tuning of the gain  $\mathcal{E}_0$  and  $\mathcal{E}_1$ . As such, a judicious choice has to be made to ensure fast response,




Figure 18. Output voltage for the case T4.





Figure 17. Source current THD for case T3.



**Figure 19.** Grid voltage (1/10-scaled) and currents for T4: (a) transient and (b) zoomed steady-state view.




Figure 20. Source current THD for case T4.

**Table 2** A summary of comparative THD.

Test Case	THD (%) Proposed	PI	Performance Improvement
T1	3.65	6.28	≈ 42%
T2	2.28	6.5	$\approx 65\%$
Т3	4.8	8.97	≈ 47%
T4	3.36	6.06	≈ 45%

good disturbance rejection and system stability. The overall block diagram of the proposed Type IV controller can be found in Fig. 8. Two PI controllers are used here; one in the outer voltage loop and one in the inner current loop. The gains of these controllers are denoted by  $k_{pv}$ ,  $k_{pi}$ ,  $k_{iv}$ , and  $k_{ii}$ , respectively. Interested readers may consult [42] and the

references therein for details about the stability analysis of the N-PI controller.

#### **Results and Discussions**

Here, a comprehensive testing of the developed method is considered using numerical simulation through Simulink. The PFC circuit parameters taken from [44], grid detection method and controller gains are given in Table 1. Nonlinear gains of the applied N-PI controller are selected using a trial-and-error method, and the gains of the proposed PLL are selected according to the tuning process given in Sec. 2.1. As a comparison tool, the conventional PI controller (same parameters as listed in Table 1) with E-SOGI-FLL is considered [34,35]. To comprehensively evaluate the performance of the proposed method, the following case studies have been considered:

- T1: Nominal grid voltage and load condition
- T2: Grid voltage sag with harmonic distortion
- T3: Grid voltage swell
- T4: Load change

In analysing the results in this section, the THD will be used as a performance factor similar to the existing literature [45,46] and it is calculated as:

THD = 
$$\frac{\sqrt{\sum_{n=2,3,...}I_n^2}}{I_1}$$
 (9)

where I indicates RMS value of the current and the harmonic and fundamental components of the current are denoted by the subscript 1 and n, respectively.

Simulation results for the case T1 are given in Figs. 9-11. The output voltage profiles in Fig. 9 show that the proposed method reaches the steady-state 100 msec earlier than the conventional PI counterpart. The steady-state voltages for the two methods are similar. This indicates the advantage of nonlinear PI over the linear one as the nonlinear function reacts faster when the actual voltage is far from the reference voltage.

The scaled-down grid voltage and source currents drawn by the PFC are given in Fig. 10. The voltage is scaled down for visualisation purpose where the in-phase behaviour of the source current can be shown together with the grid voltage. The steady-state results in Fig. 10(b) show that the current drawn by the proposed method is more sinusoidal compared to the conventional PI controller. This is reflected in the THD plot shown in Fig. 11. Note that in Fig. 11, only odd-order harmonic components distortion are shown as it is the odd-order harmonics that distort the shape of the sinusoid. The THD of our proposed method is approximately 42% lower than the conventional PI method, which highlights the advantage of the proposed method in the nominal voltage condition. This also makes the PFC system with the proposed controller more efficient compared to conventional PI controller.

In the case T2, a sudden grid voltage drop by -0.25p.u. is considered. In addition, the  $3^{rd}$ ,  $5^{th}$ ,  $7^{th}$  and  $7^{th}$ -order harmonics of 0.1p.u., 0.08p.u.,

 $0.06 p.u.,\ and\ 0.05 p.u.$ , respectively, are added. This makes the grid heavily distorted. Simulation results for the case T2 are given in Figs. 12-14. The output voltage profiles in Fig. 12 show that the proposed method reaches the steady-state within 30msec., whereas for the conventional controller, it takes approximately 50msec. In addition, the peak deviation from the reference 400V is also significantly lower by the proposed method. The steady-sate results in Fig. 13 show that the current drawn by the conventional PI method is more sensitive to the grid voltage distortion unlike the proposed method, which is also evidenced by the THD numbers in Fig. 14. The source current drawn by the proposed method has lower distortion than the conventional counterpart.

In addition to voltage sag, voltage swell may also happen in the grid. In recent times, residential solar photovoltaic (PV) system has started to

**Table 3**Qualitative comparison of the proposed system with the wider boost PFC control literature.

Ref.	Sens	ors	Controll	er	Grid Detection	Dynamic Response	Harmonic Robustness	DC Offset Rejection	Complexity	
	V	I	V	I					Implementation	Tuning
[13]	2	2	PI	SMC	NA	Fast	Low	No	Medium	Medium
[21]	2	1	PI	FLC	NA	Medium	Low	No	Medium	Medium
[22]	2	1	IOL	NA	NA	Slow	Low	No	High	High
[23]	2	1	PI	ADRC	NA	Medium	Low	No	Medium	Medium
[24]	2	1	-	MPC	NA	Medium	Medium	No	Medium	Medium
[28]	2	1	PI-RC	PI	pPLL	Medium	Medium	No	High	High
[29]	2	1	PI	PI	IIR-PLL	Slow	High	No	Low	Low
[30]	2	1	PI	PR	SOGI-PLL	Slow	High	No	High	High
Proposed	2	1	N-PI	N-PI	ESOGI-PLL	Fast	High	Yes	Low	Medium

NA - Not Applicable

become very popular. It has already been documented in the literature that increase in PV penetration causes over-voltage in the low voltage distribution grid [47].

To assess the effectiveness of the proposed controller to deal with voltage swell, i.e., case T3, a voltage swell of +0.25p.u. is considered and the results are given in Figs. 15-17. As shown in Fig. 15, the voltage swell causes sudden deviation of the output voltage and it returns to the steady-state value within 30msec by the proposed method. In the comparison with the conventional controller, the overshoot is almost 100% higher and the steady-state is achieved by 50msec. . These results for case T3 are consistent with the findings of case T2. In the last case, a sudden change in the load has been considered. Initially the load was  $200\Omega$  prior a sudden reduction to 150 $\Omega$ . The results are shown in Fig. 18-20. The output voltage graphs in Fig. 18 shows that the results are consistent with the two previous test cases. As expected, lowering the load value caused an increase in the source current shown in Fig. 19. Higher current caused an improvement in the THD profile as shown in Fig. 20. This figure also highlights the performance improvement by the proposed method even when the load value reduces. The comprehensive performance evaluation through case studies T1-T4 show that the proposed method is highly robust to grid voltage distortion, and can accommodate quickly any change in the operating conditions e.g., voltage and load, and, provides very low THD cf. Table 2. A qualitative comparison of the proposed method over the wider literature is shown in Table 3. This table shows that compared to the existing alternatives, the proposed method offers several competitive features and performance improvement, which makes the proposed method very suitable for PFC converters.

In the smart farming case, the natural day-night cycle is emulated by the LED lights. Often a longer day is preferred for plant growth [4]. This requires the LED lights to be on for a long time and without any interruption. As such, having a lower THD will make the overall system more efficient as it will draw less current from the grid. In addition, lower THD also makes the smart farming grid-friendly.

It is well known that higher THD causes heating and other issues in the load. So, lowering the THD will also improve the lifetime of the LED system (driver and light), thereby making the system more economical to operate. This may further accelerate the growth of smart-farming as an alternative to conventional farming practice.

#### Conclusion

This paper studied the control of boost PFC converters in the context of smart farming. The proposed controller consists of an advanced grid-detection scheme and nonlinear PI scheme. The idea behind the nonlinear PI scheme is well detailed and a step-by-step development and tuning of the proposed PLL are given. The results from several case studies show that the proposed method outperformed the conventional counterpart in terms of  $42\%\sim65\%$  reduction in THDs and smaller settling time. Therefore, the proposed controller can enhance the efficiency of the boost PFC converter, which will lower the operational cost

of the converter used in smart farming applications. This will further accelerate the growth of smart farming as a cost competitive alternative to conventional farming.

Funding

This work was supported by Coventry University Global Challenge Research Fund (GCRF), Fully Funded Doctoral Studentship Scheme to M.L.P. H.A. acknowledges the support by Ser Cymru II 80761-BU-103 project by Welsh European Funding Office (WEFO) under the European Regional Development Fund (ERDF).

#### **Declaration of Competing Interest**

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### Data availability

No data was used for the research described in the article.

#### References

- J. Poore, T. Nemecek, Reducing foods environmental impacts through producers and consumers, Science 360 (6392) (2018) 987–992.
- [2] M. L. Pay, D. W. Kim, D. E. Somers, J. K. Kim, M. Foo, Modelling of plant circadian clock for characterizing hypocotyl growth under different light quality conditions, in silico Plants 4 (1) (2022) diac001.
- [3] M.A. Wanga, H. Shimelis, J. Mashilo, M.D. Laing, Opportunities and challenges of speed breeding: A review, Plant Breed. 140 (2) (2021) 185–194.
- [4] A. Watson, S. Ghosh, M. J. Williams, W. S. Cuddy, J. Simmonds, M.-D. Rey, M. Asyraf Md Hatta, A. Hinchliffe, A. Steed, D. Reynolds, et al., Speed breeding is a powerful tool to accelerate crop research and breeding, Nat. Plants 4 (1) (2018) 23 20
- [5] R.T. Yadlapalli, R.P. Narasipuram, A. Kotapati, An overview of energy efficient solid state LED driver topologies, Int. J. Energy Res. 44 (2) (2020) 612–630.
- [6] S. Javed, L. Issaoui, S. Cho, H. Chun, Utilization of LED grow lights for optical wireless communication-based RF-free smart-farming system, Sensors 21 (20) (2021) 6833.
- [7] G. Idoje, T. Dagiuklas, M. Iqbal, Survey for smart farming technologies: Challenges and issues, Comput. Electr. Eng. 92 (2021) 107104.
- [8] I. S. 519–2014, IEEE recommended practice and requirements for harmonic control in electric power systems (2014).
- [9] N.C. Rani, N. Amuthan, Novel soft-switching integrated various converter of ZVT-ZCT grid connected PV system, Renewable Energy Focus 42 (2022) 70–78.
- [10] T. Jarin, S. Akkara, S.S. Mole, A. Manivannan, A.I. Selvakumar, Fuel vehicle improvement using high voltage gain in DC-DC boost converter, Renewable Energy Focus 43 (2022) 228–238.
- [11] K.M. Junaid, Y. Sukhi, Y. Jeyashree, A. Jenifer, A.F. Ahamed, PV based electric vehicle battery charger using resonant converter, Renewable Energy Focus 42 (2022) 24–32.
- [12] S. Arun, T.I. Ahamed, Z. Lakaparampil, A SEPIC-based three-port converter system using a mode-specific power flow management control for solar energy harvesting, Renewable Energy Focus 44 (2023) 56–74.
- [13] P.R. Mohanty, A.K. Panda, Fixed-frequency sliding-mode control scheme based on current control manifold for improved dynamic performance of boost PFC converter, IEEE, J. Emerg. Sel. Top. Power Electron. 5 (1) (2017) 576–586.
- [14] M. Pahlevani, S. Pan, S. Eren, A. Bakhshai, P. Jain, An adaptive nonlinear current observer for boost PFC AC/DC converters, IEEE Trans. Ind. Electron. 61 (12) (2014) 6720–6729.

- [15] J. Zhang, H. Zeng, T. Jiang, A primary-side control scheme for high-power-factor LED driver with triac dimming capability, IEEE Trans. Power Electron. 27 (11) (2012) 4619–4629.
- [16] G. Marimuthu, M. Umamaheswari, C. Komathi, B. Lekshmi Sree, Design and implementation of modified type-III bridgeless Cuk LED driver for smart lighting applications, Electr. Eng. 104 (4) (2022) 2221–2236.
- [17] A. Bouafassa, L.M. Fernandez-Ramirez, A DSP-based implementation of fuzzy logic and predictive current control for a Sheppard-Taylor power factor correction converter, Int. J. Circuit Theory Appl. 50 (3) (2022) 812–826.
- [18] S. Pervaiz, A. Kumar, K.K. Afridi, GaN-based high power-density electrolytic-free universal input LED driver, IEEE Trans. Ind. Appl. 54 (4) (2018) 3890–3901.
- [19] I. Castro, A. Vazquez, M. Arias, D.G. Lamar, M.M. Hernando, J. Sebastian, A review on flicker-free AC-DC LED drivers for single-phase and three-phase AC power grids, IEEE Trans. Power Electron. 34 (10) (2019) 10035–10057.
- [20] P. Lamo, A. de Castro, A. Sanchez, G.A. Ruiz, F.J. Azcondo, A. Pigazo, Hardware-in-the-loop and digital control techniques applied to single-phase PFC converters, Electronics 10 (13) (2021) 1563.
- [21] M. Asim, A. Riyaz, S. Tiwari, A. Verma, Performance evaluation of fuzzy controller for boost converter with active PFC, Journal of Intelligent & Fuzzy Systems 35 (5) (2019) 5160-5175.
- [22] G. Li, H. Huang, S. Song, B. Liu, A nonlinear control scheme based on input-output linearized method achieving PFC and robust constant voltage output for boost converters, Energy Rep. 7 (2021) 5386–5393.
- [23] X. Liu, L. Zhang, Q. Liu, LADRC-based DC bus voltage control for single-phase boost PFC, in: 2022 IEEE 5th International Electrical and Energy Conference (CIEEC), 2022, pp. 1471–1476.
- [24] H.S. Nair, N. Lakshminarasamma, A computationally simple predictive CCM average current controller with nearly zero tracking error for boost PFC converter, IEEE Trans. Ind. Appl. 56 (5) (2020) 5083–5094.
- [25] P. Lamo, G. A. Ruiz, A. Pigazo, F. J. Azcondo, Low THDi controller for current sensorless single phase rectifiers using a two-sample phase locked loop, in: 2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL), 2019, pp. 1–5.
- [26] L. Török, L. Mathe, S. Munk-Nielsen, Robust control of boost PFC converter using adaptive pll for line synchronization, in: IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society, 2013, pp. 7098–7102.
- [27] H. Ahmed, M. Benbouzid, Simplified second-order generalized integrator-frequency-locked loop, Advances in Electrical and Electronic Engineering 17 (4) (2019) 405–412.
- [28] L. M. F. Morais, R. M. S. Filho, P. C. Cortizo, S. I. Seleme, P. F. D. Garcia, P. F. Seixas, PLL-based repetitive control applied to the single-phase power factor correction using boost converter, in: 2009 35th Annual Conference of IEEE Industrial Electronics, 2009, pp. 737–742.
- [29] B. Fu, G. Wang, B. Li, G. Zhang, W. Luo, S. Li, D. Xu, Frequency predistortion strategy based digital phase locked loop for PFC converter, in: IECON 2022-48th Annual Conference of the IEEE Industrial Electronics Society, 2022, pp. 1–6.
- [30] R. Pena-Alzola, M.A. Bianchi, M. Ordonez, Control design of a PFC with harmonic mitigation function for small hybrid AC/DC buildings, IEEE Trans. Power Electron. 31 (9) (2016) 6607–6620.

- [31] C. Masetti, Revision of european standard en 50160 on power quality: Reasons and solutions, in: in: Proceedings of 14th International Conference on Harmonics and Quality of Power-ICHQP 2010, 2010, pp. 1–7.
- [32] F. Blaabjerg, Control of Power Electronic Converters and Systems:, Vol. 2, Academic Press, 2018.
- [33] H. Ahmed, S. Biricik, H. Komurcugil, M. Benbouzid, Enhanced quasi type-1 PLL-based multi-functional control of single-phase dynamic voltage restorer, Appl. Sci. 12 (1) (2021) 146.
- [34] A. Bendib, A. Kherbachi, A. Chouder, H. Ahmed, K. Kara, Advanced control scheme and dynamic phasor modelling of grid-tied droop-controlled inverters, IET Renew. Power Gener. (2022), https://doi.org/10.1049/rpg2.12610.
- [35] A. Kherbachi, A. Chouder, A. Bendib, K. Kara, S. Barkat, Enhanced structure of second-order generalized integrator frequency-locked loop suitable for DC-offset rejection in single-phase systems, Electr. Power Syst. Res. 170 (2019) 348–357.
- [36] M. Ciobotaru, R. Teodorescu, F. Blaabjerg, A new single-phase PLL structure based on second order generalized integrator, in: 2006 37th IEEE Power Electronics Specialists Conference, 2006, pp. 1–6.
- [37] F. Sevilmiş, H. Karaca, A fast hybrid PLL with an adaptive all-pass filter under abnormal grid conditions, Electr. Power Syst. Res. 184 (2020) 106303.
- [38] O.A. Somefun, K. Akingbade, F. Dahunsi, The dilemma of PID tuning, Annu. Rev. Control 52 (2021) 65–74.
- [39] Y. Su, D. Sun, B. Duan, Design of an enhanced nonlinear PID controller, Mechatronics 15 (8) (2005) 1005–1024.
- [40] A. Gambier, Y.Y. Nazaruddin, Nonlinear PID control for pitch systems of large wind energy converters, in: in: 2018 IEEE Conference on Control Technology and Applications (CCTA), IEEE, 2018, pp. 996–1001.
- [41] D. Kler, K. Rana, V. Kumar, A nonlinear PID controller based novel maximum power point tracker for PV systems, J. Frankl. Inst. 355 (16) (2018) 7827–7864.
- [42] S. Malarvili, S. Mageshwari, Nonlinear PID (N-PID) controller for SSSP grid connected inverter control of photo-voltaic systems, Electr. Power Syst. Res. 211 (2022) 108175.
- [43] D. Çelik, H. Ahmed, Enhanced control of superconducting magnetic energy storage integrated UPQC for power quality improvement in EV charging station, J. Energy Storage 62 (2023) 106483.
- [44] Power Factor Correction for CCM Boost Converter, https://uk.mathworks.com/ help/sps/ug/power-factor-correctio n-for-ccm-boost-converter.html, [Accessed 21-Mar-2023].
- [45] H. Ahmed, D. Çelik, Sliding mode based adaptive linear neuron proportional resonant control of Vienna rectifier for performance improvement of electric vehicle charging system, Journal of Power Sources 542 (2022) 231788.
- [46] H. Ahmed, S. Biricik, M. Benbouzid, Enhanced frequency adaptive demodulation technique for grid-connected converters, IEEE Transactions on Industrial Electronics 68 (11) (2021) 11053–11062.
- [47] L. Mukwekwe, C. Venugopal, I. E. Davidson, A review of the impacts and mitigation strategies of high PV penetration in low voltage networks, in: 2017 IEEE Power Engineering Society Conference and Exposition in Africa PowerAfrica, IEEE, 2017, pp. 274–279.